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vRÉSUMÉ
Les réseaux d’interconnexions programmables (FPIN) se retrouvent largement utilisés dans
plusieurs structures bien connues telles que les FPGA, les plateformes de prototypages ainsi
que dans plusieurs architectures de réseaux intégrés. Le but de la présente thèse est d’amé-
liorer la structure actuelle des FPIN ainsi que les plateformes de prototypages se basant
sur cette technologie afin d’y intégrer d’autres fonctionnalités telles que des interfaces pour
les signaux bidirectionnels de type drain-ouvert, les signaux analogiques ou bien les signaux
différentiels. Cette thèse présente trois différents circuits qui ont été implémentés dans cette
optique. Les interconnexions de ces trois circuits peuvent être reconfigurées pour supporter
une interface de type bidirectionnelle drain-ouvert, de type analogique ou différentielle, le tout
au travers un réseau d’interconnexions configurable numérique unidirectionnel, ou FPIN. Le
besoin d’une telle interface fut tout d’abord envisagé dans le contexte du WaferBoard, qui
consiste en une plateforme reconfigurable de prototypage pour les systèmes électroniques.
Le cœur de ce WaferBoard consiste en un circuit intégré à l’échelle d’une tranche entière de
silicium, qui est constitué d’une matrice bidimensionnelle de cellules. Une large partie de la
surface disponible s’en retrouve déjà utilisée par des plots configurables (CIO), l’aiguillage
des multiplexeurs du FPIN, des registres dédiés à la chaine JTAG et d’autres circuiteries de
contrôle. De ce fait, il en devient primordial que les interfaces bidirectionnelle drain-ouvert,
analogique et différentielle soit les plus compactes possibles. Puisque ces circuits d’interfaces
seront dédiés pour une plateforme utilisant une tranche de silicium (wafer-scale), l’architec-
ture de ces derniers doit être robuste en regard des variations de procédé, de la température
ainsi que de l’alimentation.
La première contribution de cette thèse est l’élaboration et la conception d’une interface
de type drain-ouvert ainsi que de son support d’interconnexion bidirectionnel utilisant un
réseau numérique unidirectionnel à signalisation asymétrique (à l’opposé de la signalisation
différentielle) FPIN. L’interface proposée peut interconnecter plusieurs nœuds d’un FPIN.
À l’aide de cette interface, le réseau d’interconnexions peut imiter le comportement et le
fonctionnement d’un bus de type drain-ouvert (ou collecteur-ouvert) (tel qu’utilisé par le
protocole I2C). De ce fait, plusieurs plots de type drain-ouvert provenant d’une multitude
de circuits-intégrés (ICs) différents peuvent y être connectés au travers le FPIN à l’aide de
l’interface proposée. Cette interface a été fabriquée en technologie CMOS 0.13 µm et occupe
une surface de 65µm× 22µm par plot. Les résultats expérimentaux démontrent que plusieurs
instances de cette interface peuvent être interconnectées entre eux en utilisant l’architecture
d’interconnexions proposée. Cette architecture combinant six plots de type drain-ouvert a été
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testée. Les délais de propagation sur cette interconnexion sont approximés par 0.26·n+51ns
et 0.26·n+94ns pour les fronts montants et descendants lorsque chaque plot a une charge
capacitive de 15 pF à sa sortie, où n est le nombre d’interfaces connectées. Ces délais, combinés
au délai de propagation du FPIN, sont les facteurs limitant le nombre maximal d’interfaces
pouvant y être connectées simultanément pour une vitesse de communication donnée. À titre
d’exemple, le prototype d’interface peut supporter plus de 20 unités de type I2C Mode Rapide
Plus (3.4Mbit/s).
La deuxième contribution de cette thèse de doctorat décrit une interface analogique qui
comprend un convertisseur analogique/numérique (A/N) (transmetteur) et un convertisseur
numérique/analogique (NA) (récepteur) afin de permettre la propagation d’un signal ana-
logique au travers une plateforme de prototypage de type FPIN. Le circuit intégré (uIC)
transmetteur fournit le signal au convertisseur A/N. Ce dernier convertit le dit signal dans
le domaine numérique pouvant se propager dans la plateforme FPIN jusqu’au récepteur. Un
convertisseur N/A se situant du côté de la réception effectue la conversion afin de repro-
duire le signal analogique original pour le transmettre à l’uIC de destination. Cependant, les
contraintes de surface de silicium de la plateforme de prototypage visée étant extrêmes, une
conception très compacte fut requise pour les deux types de convertisseurs. Les convertisseurs
de type sur-échantillonnage ne peuvent être utilisés dû aux performances exigées par ce type
de convertisseurs pour les composantes analogiques (i.e. amplificateurs, comparateurs, résis-
tances, sources de courant ou capacités) en plus du filtrage numérique requérant une surface
de silicium relativement grande. La seconde contribution de cette thèse se situe donc dans
l’élaboration et le développement d’un circuit très compact utilisant une version asynchrone
d’un modulateur de type Δ (asynchonous Δmodulator - ADM) pour effectuer la conversion
du domaine analogique vers le numérique. Ce convertisseur est proposé comme un moyen
de transmettre un signal analogique à l’aide d’un réseau numérique d’interconnexions. Une
analyse détaillée du mécanisme de conversion A/N du circuit ADM est également présentée
dans cette thèse. Une méthode d’analyse graphique a été utilisée pour évaluer la fréquence
d’oscillation de l’ADM afin de paramétrer le dit circuit. L’équivalence du spectre fréquentiel
du signal d’entrée modulé ainsi que le spectre basse fréquence de la sortie de l’ADM, obtenu
en utilisant un simple filtre de type passe-bas, peut être utilisé en guise de convertisseur N/A
pour effectuer la reconstruction du signal analogique d’entrée. Le circuit ADM a été fabriqué
dans une technologie CMOS 0.13 µm. Les mesures effectuées sur le circuit montrent des SNR
et SNDR de 57 et 47 dB respectivement pour une bande passante de 2MHz. L’ADM occupe
une surface active de silicium de 45µm× 22µm. L’ensemble des convertisseurs A/N et N/A
demande un courant total de 0.15mA avec une alimentation de 3.3V pour une surface totale
de 45 µm× 46µm. Lorsque comparé avec des convertisseurs A/N similaires, le circuit ADM
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peut supporter des signaux de bande passante modérée pour une résolution moyenne mais
occupe une surface de silicium très réduite.
Une interface différentielle de reconfiguration spatiale a également été développée pour sup-
porter la logique dite en mode courant (CML) pour la transmission de signaux au travers
un réseau numérique unidirectionnel à signalisation asymétrique d’une plateforme de type
FPIN (WaferBoard). Cette interface a été développée en collaboration avec Oliver Valorge,
un stagiaire postdoctoral de l’École Polytechnique de Montréal. Deux types d’étages d’entrée
pour l’interface différentielle ont été investiguées. Le premier type est basé sur un tampon de
gain unitaire utilisant des multiplexeurs et a été entièrement développé et élaboré par Olivier
Valorge. L’étage d’entrée de ce premier circuit occupe une surface de silicium relativement
grande, c’est pourquoi une seconde alternative a été développée et élaborée par l’auteur de
cette thèse afin de réduire le coût en surface de l’étage d’entrée. Cette thèse de doctorat
comporte donc une troisième contribution en lien avec le développement d’un étage d’entrée
différentiel basé sur des multiplexeurs à transistors passifs. Cet étage a été dessiné pour une
technologie CMOS 0.13µm et des validations après le dessin des masques ont été effectuées
pour établir la faisabilité du concept. Des plots complémentaires différentiels peuvent être
détectés sur une surface maximale de 2mm× 2mm (1mm× 1mm dans le pire cas) sur la
surface de la plateforme de prototypage. Les deux étages d’entrées proposés utilisent une
structure d’arbre en H configurable afin d’équilibrer la propagation des signaux différentiels.
L’étage d’entrée, basé sur un multiplexage de tampons de gain unitaire peut supporter un
flot de données jusqu’à 2.5Gbps avec 200mV de dégagement sous des conditions typiques
compatibles avec la spécification PCIe. Pour l’autre approche l’étage d’entrée utilise des
multiplexeurs à transistors et peut opérer jusqu’à 2Gbps. Cependant, le circuit occupe une
surface plus faible (5%) en comparaison avec la première solution.
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ABSTRACT
Field programmable interconnection networks (FPINs) are ubiquitously found embedded in
field-programmable gate arrays (FPGAs), in prototyping platforms, and in many Network-
on-Chip architectures. The aim of this research was to augment the application domains
of current FPIN-based prototyping and emulation platforms by supporting open-drain bi-
directional signals, analog signals or differential signals. Three interface circuits have been
elaborated and developed to that end in this thesis. These three interface circuits can support
reconfigurable routing of open-drain bi-directional, analog and differential signals through an
uni-directional digital FPIN. The need for such interface circuits were originally conceived in
the context of the WaferBoard, a system prototyping platform. The core of the WaferBoard
is a wafer-scale IC that is composed of a two dimensional array of unit cells. Available area
was already over-utilized by the configurable I/O (CIO) buffers, crossbar multiplexers of the
FPIN, registers of the JTAG chain, and other control circuits. Thus, the interface circuits for
open-drain bi-directional, analog and differential signalling had to be made very compact. As
the implementation of these interface circuits target “wafer-scale” integration, these interface
circuits had to be very robust to parametric variations (process, temperature, power supply).
The first contribution of this thesis is the elaboration and development of an open-drain
interface circuit and a corresponding interconnect topology to support bi-directional com-
munication through the uni-directional digital FPIN of prototyping platforms. The proposed
interface can interconnect multiple nodes in a FPIN. With that interface, the interconnection
network imitates the behaviour of open-drain (or open-collector) buses (e.g., those following
the I2C protocol). Thus, multiple open-drain I/Os from external integrated circuits (ICs) can
be connected together through the FPIN by the proposed interface circuit. The interface that
has been fabricated in a 0.13µm CMOS technology takes 65 µm× 22µm per pin. Test results
show that several instances of this interface can be interconnected through the proposed
interconnect topology. The interconnect topology combining six open-drain I/Os was imple-
mented and tested. The interconnect has propagation delays of approximately 0.26·n+51ns
and 0.26·n+94ns for rising and falling edge transitions respectively, when each pin has a ca-
pacitance of 15 pF, where n is the number of interconnected interfaces. These delays and the
propagation delays of the FPIN limit the maximum number of interface circuits that can be
interconnected for a given communication speed (i.e. I2C Fast-mode Plus with 3.4Mbit/s).
The prototype interface units can support more than 20 I2C Fast-mode Plus devices.
The second contribution relates to an analog interface circuit that comprises A/D (transmit-
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ter) and D/A (receiver) converters to support analog signal propagation through the digital
FPIN of the prototyping platform. Transmitting user integrated circuit (uIC) provides the
analog signal to the A/D converter. The A/D converter converts it into a digital format
that can be propagated through the digital FPIN to the receiving side. The receiving side
comprises a D/A converter that can reproduce the original analog signal and provide it to
the receiving user integrated circuit. However, due to the stringent constraints on the avai-
lable silicon area, a very compact implementation of A/D and D/A converters were required
for compatibility with the prototyping platform. Conventional Nyquist-rate and oversampled
converters could not be utilized, because of their respective requirements of high-accuracy
analog components (amplifiers, comparators, resistors, current sources or capacitors) and di-
gital filtering that require comparatively large silicon area. Thus, the second contribution
of this thesis is the elaboration and development of a compact circuit-implementation of an
asynchronous Δ-modulator (ADM) for A/D conversion. This data converter was proposed
as a means to propagate analog signals into digital interconnection networks. A detailed
analysis of the A/D conversion mechanism of the proposed ADM circuit is presented in this
thesis. A graphical method is used to analyze and evaluate the inherent oscillation frequency
of the proposed ADM circuit in terms of its circuit parameters. Due to the equivalence of
the spectrum of the modulating input signal and the low-frequency spectrum of the ADM
output, a simple low-pass filter can be used as D/A converter to reconstruct the input ana-
log signal. The proposed ADM was fabricated in a 0.13µm CMOS technology. Measurement
results showed SNR and SNDR of 57 and 47 dB respectively for an input bandwidth of
2MHz. The ADM occupies 45µm× 22 µm active area. The entire A/D and D/A converter-
pair consumes 0.15mA from a 3.3V supply and occupies 45µm× 46 µm area. Compared to
other similar A/D converters, the proposed ADM supports moderate signal bandwidth and
medium-resolution, while requiring very small area.
A spatially reconfigurable differential interface was also developed to support current mode lo-
gic (CML) signal transmission through the single-ended digital FPIN of the prototyping plat-
form (WaferBoard). It was developed in collaboration with Olivier Valorge, a post-doctoral
fellow at Polytechnique Montréal. Two types of input stage for the differential interface were
investigated. The first input stage, based on unity-gain buffer based multiplexers, was de-
veloped and elaborated by Olivier Valorge. In that first circuit, the input stage occupied a
relatively larger silicon area. Thus, an alternate input stage was developed and elaborated
by the author to reduce the cost of the first input stage. Thus, the third contribution of this
thesis is the elaboration and development of a differential input stage based on pass-transistor
based multiplexers. This input stage was laid out in a 0.13 µm CMOS technology and post-
layout simulation was used to validate the feasibility of the concept. Complementary pins
xof differential pair spread over a maximum area of 2mm× 2mm (1mm× 1mm in the worst
case scenario) on the surface of the prototyping platform can be supported. Both versions
of the proposed input stage utilized configurable H-tree structures for balanced differential
signal propagation. The input stage, based on unity-gain buffer multiplexers, can support
data rates of up to 2.5Gbps, with 200mV of voltage swing under typical conditions com-
patible with PCIe specifications. The input stage, based on pass-transistor multiplexers, can
support data rates of up to 2Gbps while occupying significantly less area (5%) compared to
the unity-gain buffer based input stage.
xi
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1CHAPTER 1 INTRODUCTION
Following Moore’s law, semiconductor technology scaling has ushered the remarkable pro-
gress of microelectronic integration over the past four decades. Every technology generation,
introduced every two to three years, has doubled the transistor count per chip, increased
the operating frequency by 43%, and reduced the switching energy consumption by 65% on
average [4]. Very complex systems with programmability at the user end have been made
possible by leveraging such unprecedented logic density increase. A very successful class of
configurable integrated circuits enabled by these trends is the field-programmable gate arrays
(FPGAs).
Field programmable interconnection networks (FPINs) are the backbone of emulation and
prototyping platforms, i.e. FPGAs, ZeBu Server [5], Veloce verification system [6], Cadence®
Palladium® series of accelerators/emulators [7], and many other Network-on-Chip architec-
tures [8]. FPINs provide reconfigurable interconnections between various endpoints, i.e. the
configurable logic blocks (CLBs) in FPGAs. Any digital hardware can be emulated in FP-
GAs partly by reconfiguring their embedded FPINs. However, reconfigurability of the FPINs
sometimes entails long interconnects between endpoints that result in excessive propagation
delays. Buffers are typically inserted along these on-chip resistive interconnects to ensure
fast signal propagation and linear signal delay increase with distance. Once configured, in-
terconnects are therefore uni-directional. Systems used for digital hardware emulation can
enhance their capability and performance by having programmable interconnection between
FPGAs. Commercial logic emulation systems, such as the Realizer system [9], use pro-
grammable interconnection devices between FPGAs. These devices are called field program-
mable interconnection chips (FPICs). Fig. 1.1 illustrates an example where an FPIN provides
programmable interconnections between endpoints (I/O or configurable logic blocks) in an
FPGA.
Modern FPGAs, such as those from the Xilinx’s Virtex-7 family [10], can emulate circuits
with up to 2 000 000 logic gates and that maximum complexity keeps growing. Some of the
large FPGA chips are internally implemented as several smaller connected FPGA dies. By
combining through-silicon vias (TSVs) and microbump technology, Xilinx has developed a
stacked silicon interconnect (SSI) technology that is the foundation of Virtex-7 FPGAs [11].
Xilinx notably uses a passive silicon interposer to combine multiple FPGA Super Logic
Region (SLR). Instead of creating a 3D-stack, the FPGAs are put side-by-side on a passive
interposer and hence this technology is called 2.5D integration. The interposer is built using a
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Figure 1.1 Generic model of a field programmable interconnection network (FPIN) in a
FPGA.
low-risk, high-yield 65 nm process with four passive layers of metallization. It provides tens of
thousands of die-to-die connections to enable ultra-high interconnect bandwidth, less power
consumption and one fifth the latency of standard I/Os [11]. This passive interposer does
not contain any transistor and hence, it is claimed to be a low risk and low cost device that
does not introduce TSV related performance degradations [12].
1.1 Active Reconfigurable Board Overview
In addition to FPGAs, an example of an FPIN-based circuit targeted in this thesis is the active
reconfigurable platform named WaferBoard that was proposed in [1]. It was developed as a
prototyping platform that provides interconnections among multiple user integrated circuits
(uICs) to test and prototype electronic systems. This reconfigurable platform can be easily
extended as an active silicon interposer, because unlike the aforementioned passive interposer
of Xilinx, the interconnection network can be dynamically configured like an FPGA. It has an
uni-directional switch box based FPIN that can be programmed by the user to interconnect
the component uICs. The reconfigurable platform is primarily designed to provide digital
interconnections between component uICs. However, as originally proposed, this FPIN-based
prototyping platform was not supporting open-drain bi-directional signals (notably used in
the I2C protocol and its derivatives [13–16]), analog signals, or differential signals.
The core of the active reconfigurable board is a wafer scale IC (called WaferIC [1]) upon
which user component ICs or uICs are to be deposited. The surface and cross-section of the
active reconfigurable board is shown in Fig. 1.2(a)& 1.2(b) respectively. The surface of the
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Figure 1.2 Conceptual overview of the active reconfigurable board.
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Figure 1.3 Hierarchical description of the active reconfigurable board.
wafer scale IC has a dense array of very fine (tens of microns) conducting pads acting as
configurable I/Os (CIOs), as shown in Fig. 1.3. These CIOs are called NanoPads in [1]. An
FPIN is embedded in the wafer scale IC. The FPIN can be configured, similar to an FPGA, to
connect any two CIOs. uIC pins are to have physical contacts with the CIO and communicate
through the embedded FPIN as shown in Fig. 1.4. Each CIO has its own configurable I/O
buffers. If a CIO is to operate as an input, then the respective CIO is configured as input
and this buffer receives the signal from a source uIC and propagates it through the FPIN to
other destination CIOs. The destination CIO’s buffer is configured as an output buffer and
it propagates the signal to the corresponding destination uIC.
1.2 Enhanced Programmable Devices (EPDs)
Demands for increased density, higher bandwidths, and lower power pushed IC designs to-
ward 3D IC encapsulation. 3D ICs are manufactured by stacking multiple silicon wafers
and/or dies and interconnecting them vertically. Passive silicon interposers with TSVs and
several metallization layers are used to align the micro-beads of each silicon die. These dense
interconnections between chip layers present a significant challenge to the alignment, testing
and diagnosis. Enhanced programmable devices (EPDs) are conceived as active silicon inter-
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Figure 1.4 Schematic diagram and propagation path of an electrical signal between two uICs
pins in contact with the CIO/Nanopads on the WaferIC. The electrical signal propagates
from a source uIC to a destination uIC.
posers that can provide, in addition to configurable interconnections, enhancements in terms
of testability and diagnosis. A possible basic structure of an EPD is shown in Fig. 1.5. EPDs
are intended to support as many types of signal interfaces as possible. As envisioned, similar
to the aforementioned WaferBoard [1], an EPD surface has a dense array of CIOs and each
CIO is connected to an internal FPIN that can be configured to connect a CIO to any others.
1.3 Motivation
Configurability of FPINs is extensively utilized in FPGAs, in prototyping platforms, and in
many network-on-chip architectures. This thesis work was motivated by the observation that
the application domains of such FPIN-based prototyping and emulation platform could be
significantly broadened by supporting open-drain bi-directional signals, analog signals, and
differential signals. Three interface circuits were thus elaborated and developed to support
reconfigurable routing of open-drain bi-directional, analog or differential signals through a
uni-directional digital FPIN. Even though the need for such interface circuits were originally
conceived in the context of the WaferBoard [1], the developed interface circuits can be inte-
grated in or with FPGAs, active silicon interposers (i.e. EPDs) or any platform that embeds
some digital FPINs.
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Figure 1.5 Possible uses of enhanced programmable devices (EPDs).
1.3.1 Open-drain Bi-directional communication
Multi-master bi-directional communication is widely used in electronic communication sys-
tems. It is used between low-speed peripherals and a motherboard, in embedded systems,
in cellphones, and in many other electronic devices. The most widely used bi-directional
bus is the I2C protocol. Several other communication standards are derived from the I2C
protocol [15,16]. Some of these I2C derived standards are the:
1. System management bus (SMBus) [16].
2. Power management bus (PMBus) [17].
3. Intelligent platform management interface (IPMI) [18].
4. Display data channel (DDC) [19].
5. Advanced telecom computing architecture (ATCA) [20].
The main principle of the I2C protocol is that it is an open-drain (or open-collector) bus. All
the derived protocols depend on the “wired AND” property of open-drain (or open-collector)
connections. FPINs cannot directly support such “wired AND” connections, because each
interconnection link is established by uni-directional binary digital signaling. Additional in-
terface circuits are required at the CIOs or endpoints to support “wired AND” connections to
outside world while the internal connections inside the FPIN is established by uni-directional
digital buffers and switch boxes (multiplexers).
61.3.2 Analog Signal Communication
The WaferBoard [1] was primarily developed to prototype digital electronic systems. Ho-
wever, nowadays many electronic systems are at least partly mixed-signal systems. Having
the ability to reconfigurably route analog signals through the embedded FPIN can greatly
improve the versatility of the WaferBoard or any electronic system prototyping platforms. In
the context of the WaferBoard, A/D (transmitter) and D/A (receiver) converters are required
to support analog signal propagation through the digital FPIN. The A/D converter receives
the input analog signal from the transmitting user integrated circuit (uIC) and converts it
into a digital format that can be propagated through the digital FPIN to the receiving side.
This receiving side must comprise a D/A converter that can reproduce the original analog
signal and provide it to the receiving uIC. However, due to the stringent limitations on the
available silicon area, a very compact implementation of A/D and D/A converter is required
for compatibility with the WaferBoard. Thus, the author was motivated to find a compact
A/D and D/A converter solution that can support reconfigurable routing of analog signals
within the existing constraints of the WaferBoard [1].
1.3.3 Differential Signal communication
Differential signaling is widely used in high speed data transmission. It sends an electrical
signal and its complement as a differential pair of signals through two conductors. External
electromagnetic interferences tend to affect both conductors similarly and the receiving end
only detects the difference between the conductors. Thus, differential signaling mitigates com-
mon mode electromagnetic coupling that affects single-ended signaling. Standards, currently
in use for differential signaling, include for instance low voltage differential signalling (LVDS),
low voltage positive-emitter-coupled logic (LVPECL), CML, and high-speed transceiver logic
(HSTL) [21].
A differential interface must achieve spatial reconfigurability to support differential signa-
ling in a FPIN-based prototyping platform such as the WaferBoard [1]. As uICs can be
randomly placed on the active surface of the WaferBoard, the corresponding “contacted”
CIOs/NanoPads can have random physical locations. The differential interface must have
the ability to support such randomly located CIOs/NanoPads and still maintain the requi-
red symmetry and signal integrity of high-speed differential signaling. The operating speed
of standard differential signaling is higher than the target operating speed of the prototyping
platform. The primary target of the differential interface for the prototyping platform is for
versatility purpose rather than supporting the highest possible speed.
71.4 High Level Objectives of This Research
The aim of this research is :
1. To develop an interface that can support open-drain interconnection based bi-directional
buses (such as I2C) in any digital FPIN-based prototyping platform.
2. To develop an interface that can support analog signal transmission in the WaferBoard
[1] according to WaferBoard’s constraints (see Sec.2.1.2).
3. To develop an interface that can support differential signal transmission through the
single-ended digital FPIN of the WaferBoard.
1.5 Organization of Thesis
This thesis is organized as follows. Chapter 2 presents background information and related
previous works, with a brief overview of the prototyping platform [1], open-drain inter-
connection based bi-directional bus, analog-to-digital converters (ADCs), digital-to-analog
converters (DACs), and differential signalling. Chapter 3 presents the detailed organization
of the thesis while Chapters 4−8 constitute the core of the thesis. Chapter 9 presents a general
discussion on the entire thesis. The contributions from this thesis are finally summarized and
possible future works are discussed in Conclusion.
8CHAPTER 2 BACKGROUND INFORMATION AND RELATED
PREVIOUS
WORKS
A brief review of the FPIN-based prototyping platform [1] will facilitate the reader to pro-
perly understand the topic discussed in this thesis. Characteristics of open-drain, analog, and
differential signalling are reviewed in the perspective of the prototyping platform to support
explanation of the the proposed solutions. Sec. 2.1 describes the prototyping platform and its
various constraints imposed to interface circuits. Sec. 2.2 presents an overview of open-drain
interconnection based bi-directional buses. Sec. 2.3 presents different types of A/D and D/A
converters, and considers their feasibility for the digital FPIN-based prototyping platform [1].
Sec. 2.4 presents various constraints of differential signaling in the target environment of the
digital FPIN-based prototyping platform [1].
2.1 Active Reconfigurable Platform [1]
The WaferIC shown in Fig. 1.3 is the core of an active reconfigurable platform [1]. Component
uICs are to be placed on the surface of the WaferIC. The building block of the WaferIC is
called a unit cell. Each unit cell contains an array of 4× 4 CIO, I/O buffers, routing and
control circuitries, and a multiplexer-based crossbar. This crossbar routes incoming signals
to one of the CIOs, belonging to itself or to other unit cells. When a signal is propagated
through the WaferIC, it is routed from unit cell to unit cell until it reaches the destination CIO
and the corresponding uIC pin [1]. The dimension of each unit cell is 560 µm× 560 µm [1].
These cells are tiled within a reticle, and the WaferIC is built from repetition of this reticle
across the entire wafer.
2.1.1 WaferNet
Each unit cell is connected to an embedded digital FPIN, called WaferNet, as shown in
Fig. 2.1, that can be configured to connect any two unit cells, whatever their position is.
In other words, any two CIOs belonging to any two unit cells can be connected by the
WaferNet. Each unit cell has connections with other unit cells which are 1,2,4,8,16, and 32nd
unit cells away in all fours directions, as shown in Fig. 2.1. An uIC pin (or solder ball) can be
contacted to several CIOs. The WaferIC detects and maps the contacted pins, and a netlist is
generated according to the required connections. Then the WaferNet is configured to provide
9Connections to cells at
distance 1, 2, 4, 8, 16,
and 32 in all directions.
Cells with 4 × 4
NanoPads each
Connections to cells at
distance 1, 2, 4, 8, 16,
and 32 in all directions.
Cells with 4 × 4
NanoPads each
Figure 2.1 WaferNet showing the connections between neighboring 1, 2, 4, 8, 16 and 32 in
all directions.
all required connections between the uICs according to the netlist [1].
The routing of signals through the WaferNet, from a unit cell to another unit cell is ac-
complished by digital multiplexer-based crossbars. Each CIO has its own buffers. If a CIO
is to operate as an input, then the respective I/O buffer is configured accordingly and this
buffer receives the signal from a uIC and propagates it to the embedded crossbar of the local
unit cell to which it belongs. The crossbar routes the signal to the link pointing toward the
destination CIO’s unit cell. Since the signal path can make a “jump” of only 1,2,4,8,16, and
32 unit cells at a time, it usually takes several jumps in all four directions for the signal to
reach some arbitrary destination unit cell. At the destination cell, the CIO buffer is confi-
gured as an output buffer. All I/O buffers must be explicitly configured, either as an input
or an output buffer. Normally this configura ion is done before “testing” or “prototyping”
with uICs. After CIOs are configured, the state remains unchanged during the entire period
of testing or prototyping operation.
2.1.2 Silicon Area Constraints of WaferIC
The functional architecture of the unit cell is depicted in Fig. 2.2. If any additional features
are intended to be added, it must be fitted into the unit cell’s dimension of 560 µm× 560 µm
only that translates into an area of 313600 µm2. This area is already overstretched by the CIO
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Figure 2.2 Architecture of an unit cell [1] with configuration registers, CIOs and crossbar
multiplexers.
buffers, crossbar multiplexers, configuration registers of the JTAG chain, and other control
circuitry. Thus, any additional circuitry must be very compact as something else needs to
be compressed accordingly. Table 2.1 shows the area usage of each blocks of an unit cell in
a test-chip that was previously fabricated in TowerJazz’s 1 0.18 µm CMOS technology. From
the experience, gathered during the design of this test-chip, it appears that any additional
features can at most consume 2-3% of the total area of the unit cells. Previous work [22]
from other members of the DreamWafer team led to an analog interface circuit based on
the frequency modulation of ring oscillator based voltage controlled oscillators (VCOs). The
analog interface circuit occupied 4350µm2 that represents ≈1.4% of the total area of an
unit cell. An important consideration is that the interface must be integrated at the “wafer-
scale”. Thus, the circuits must be very robust against process variation and if possible defect
tolerant. Redundancy at the architectural [1] level has been used to isolate physical defects
1. http://www.towerjazz.com/
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Table 2.1 Area of an unit cell in a test-chip that was previously fabricated in TowerJazz’s
0.18 µm CMOS technology.
Area (µm2)
/Unit
Number of
ins-
tance/Unit
Required
area
(µm2)
Configuration registers of the
JTAG chain 96 490 46944
CIO buffers and power supply a 8892 16 142272
Analog Interface b 4350 1 4350
Crossbar multiplexers and other
logic c — — 120000
Total area 313600
a. CIO buffers were clustered with the power supply circuit because CIOs were designed to provide power
supply to uICs. Power supply comprised bandgap circuits and D/A converters used as digitally controlled
variable power supply.
b. This analog interface was introduced in [22]. It will be described in Sec. 2.3.
c. These circuits were distributed throughout the unit cell.
in WaferIC.
2.2 Bi-Directional Interface
During the 1980s, as electronic systems became more complex with many peripheral connec-
tions, direct connection between each components were becoming too complicated because
it required a large number of printed circuit board (PCB) traces and general purpose input
output (GPIO), notably in the microprocessors. A multi-master bi-directional protocol was
required to solve this problem, where every entity can send and receive data through a “single”
physical line. The Inter-Integrated Circuit (I2C) bus is such a communication standard.
2.2.1 I2C Bus
The I2C protocol is a multi-master bidirectional serial bus developed by Philips [14]. This
communication standard is used in various control architectures such as the System Manage-
ment Bus (SMBus) [16], the Power Management Bus (PMBus) [17], the Intelligent Platform
Management Interface (IPMI) [18], Display Data Channel (DDC) [19], and the Advanced
Telecom Computing Architecture (ATCA) [20]. I2C [14] uses two bidirectional open-drain
(or open-collector) lines named Serial Data Line (SDA) and Serial Clock Line (SCL). Both
lines have external pull-up resistors. In the I2C protocol (shown in Fig. 2.3), when a com-
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ponent wants to output HIGH, the output driver does not output an explicit HIGH. Rather,
the output driver releases the bus and an external common pull up resistor pulls up the bus
to VDD. When a component wants to output a LOW, it explicitly drives the bus to LOW
because the pull down capability of the driver is much stronger than the pull up resistor.
The I2C protocol has no explicit signal to specify the direction of data in the bus. Rather
there are some rules embedded in the protocol like clock synchronization, arbitration, and
clock stretching [14], rules by which an I2C driver connected to a bus “realizes” when it is
allowed to write into the bus, read from the bus or stay idle. All those rules are based on the
“wired AND” property of open-drain connection. If only one of the connected drivers outputs
a LOW on the bus, the bus will become LOW. In the I2C protocol, there is no single master
controller. It is a multi-master bus where any one of the connected components can assume
the role of master and can control the direction of the data. Such communication protocol
cannot be supported by the previously reported version of the WaferIC [1].
The I2C bus is not a synchronous communication system. Even though each transmission
between two components is controlled by a clock signal, that clock is provided by the respec-
tive master. From the perspective of the entire system, there is no master clock. Thus, any
interface circuit at the CIO of the unit cell in WaferIC, mimicking “wired AND” intercon-
nection to the outside world, cannot be operated by any master clock to periodically check
the voltage level at the corresponding CIOs. The interface circuit must be asynchronous in
the sense that, whenever an external I2C driver pulls down the voltage level to LOW, the
interface must immediately detect it and send the information to other connected interface
units. This detection and transmission is not challenging. The challenge is, sending LOW
signal to other interface units makes their corresponding CIOs LOW and subsequently they
send LOW signal(s) back. Thus, a “state-latching” phenomenon occurs and even when the
external I2C driver releases the corresponding CIO, the CIO voltage might still be held down
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to LOW. If a master clock could have been used to control all the interface units, then
some trigger could have been used to pull out the entire system from this state-latching.
Thus, developing an asynchronous interface (without any master clock) that can behave like
an open-drain interconnection to the external I2C drivers (uIC), while preventing “state-
latching”, is a challenging task. The situation is further exacerbated by the constraints of the
WaferIC.
Since WaferBoard is a recent innovation, references to compatible interface circuits are not
available in the literature. To the best of our knowledge, no comparable interface circuit
mimicking the behaviour of an open-drain connection has been reported in the literature.
The closest existing circuits that we found are the P82B96 [23] and PCA9600 [24], two com-
mercially available I2C bus extension buffers. Even though these circuits are not equivalent
to the aim of this research, they have some similarity in their use of double interpretation
voltage levels below 0.3VDD to avoid a state-latching phenomenon.
Fig. 2.4 shows the connection of P82B96/PCA9600 I2C bus extension buffers that connect
multiple isolated groups of I2C drivers. The P82B96 bus extension buffer can interface I2C
logic signals to similar buses having different voltage and current levels [23]. The PCA9600
is intended to isolate I2C-bus capacitance, therefore allowing long wires with higher loading
capacitance than the I2C specifications to be driven [24]. PCA9600 can drive load of up to
4000 pF. The PCA9600 is a higher-speed version of the P82B96. It creates a non-latching,
bidirectional, logic interface between a normal I2C-bus and a range of other higher capaci-
tance and different voltage bus configurations. It can operate at speeds of up to 1MHz, and
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the high drive side is compatible with the I2C Fast-mode Plus (Fm+) specifications. The
PCA9600 features temperature-stabilized logic voltage levels that allows interfacing with
I2C-derived buses such as SMBus, PMBus, or with microprocessors that use those same
transistor–transistor logic (TTL) logic levels.
2.3 Analog Interface
The WaferBoard was primarily developed to prototype digital electronic systems. Nowadays
though most of the communication and signal processing is done in the digital domain,
data acquisition systems and power supply components still are essentially analog devices.
Prototyping and testing systems comprising such devices require analog interconnectivity.
Thus, WaferBoard must have the ability to sense the voltage level from one end point and
reconfigurably route that “information” through the embedded FPIN to another end point
to prototype such systems. In general, an analog interface circuit reconfigurably routing
an analog signal through a digital FPIN must comprise A/D (transmitter side) and D/A
(receiver side) converters. A source IC provides an analog signal at one end point to the A/D
converter (transmitter). The A/D converter transforms it into a digital format that will be
reconfigurably routed through the FPIN to the D/A converter (receiver side). The digital
data, upon reaching the D/A converter, is transformed back into a reconstructed copy of the
original analog signal and provided to the destination IC at another end point.
A solution was introduced in [22] to provide reconfigurable routing of analog signals in
the WaferBoard [1]. The solution used frequency modulation of ring oscillator based VCOs
that converted analog signals into discrete-valued pulses that could be reconfigurably routed
through the FPIN. The analog signal was reconstructed (demodulated) from the discrete-
valued pulses by a phase-locked loop (PLL). However, due to non-linearities in the voltage
to frequency transfer curve of ring oscillator based VCOs, that solution could support input
analog signals in the range of only 0.6-1.6V for a power supply of 1.8V and a bandwidth
of 200 kHz [22]. Thus, the author of this thesis was motivated to find an alternative A/D
and D/A converters solution that can overcome the drawbacks of the aforementioned analog
interface within the existing constraints of the WaferBoard.
2.3.1 Analog to Digital Converter
Both A/D and D/A converters can be classified into two main categories.
1. Nyquist-rate and
2. Oversampled converters
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In the first category, there exists a one-to-one correspondence between the input and output
samples. Each input sample is processed, without any regard to the earlier (or later) input
samples. In other words, this type of converters has no memory. Due to the one-to-one corres-
pondence between each input sample and the corresponding output sample, the resolution of
the quantizer has to be as high as possible to keep the quantization noise low. The sampling
rate can be as low as the Nyquist’s criterion, i.e., twice the bandwidth of the input signal.
Due to limitations of electronic circuits, such as the finite gain-bandwidth of amplifiers and
finite roll-off of low-pass filters, the actual sampling rate must be slightly higher than this
minimum value. Nyquist-rate converters require high-accuracy analog components (amplifier,
resistors, current sources or capacitors) in order to achieve acceptable linearity and accuracy.
Thus, Nyquist-rate converters are often difficult to implement in scaled CMOS technology
because of low supply voltages and poor transistor output impedance (due to short-channel
effects) [25].
In oversampled converters, the sampling rate is higher than the Nyquist-rate and each input
sample is processed with regard to a few previous sample(s). In other words, this type of
converters has memory. Due to taking into consideration of the previous samples, the re-
solution of the quantizer can be lower. ΣΔmodulator and Δ-modulator are two types of
oversampling converter that require low-resolution quantizer (usually 1-bit). Because of over-
sampling, oversampled converters can trade the extra samples for resolution in amplitude.
Thus, mismatch in analog circuits can be tolerated. The use of higher sampling rate also
eliminates the need for high roll-off in the analog anti aliasing filter at the input to the A/D
converter, as well as in the low-pass filters in the D/A converter [26, 27]. The possibility of
1-bit output in ΣΔmodulator andΔ-modulator make them particularly suitable A/D conver-
ters for reconfigurable routing of analog signal in the FPIN-based prototyping platform [1]
because it obviates parallel-to-serial and serial-to-parallel conversions at the transmitting and
receiving side respectively.
2.3.2 Δ-Modulator
A Δ-modulator is shown in Fig. 2.5(a). It utilizes an internal low-resolution quantizer (or
A/D converter), a loop filter and a D/A converter in a feedback loop. Replacing the quantizer
by its linear model, the corresponding z-domain (discrete-time) model of the Δ-modulator is
shown in Fig. 2.5(b). A Δ-modulation waveform is shown in Fig. 2.6. The input waveform (u
in Fig. 2.5(a)) is approximated by a “staircase” signal (uˆ in Fig. 2.5(a)) by the Δ-modulator.
The step size of the staircase signal is fixed to a constant value e. The difference between
u and uˆ is confined to two levels, i.e. +e and −e. If u changes too rapidly, uˆ cannot track
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Figure 2.5 Δ-modulator.
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Figure 2.6 Waveform at various nodes of the Δ-modulation in Fig. 2.5(a).
or “hunt” u properly. Such phenomenon is called slope overload error. By using higher fs
(or smaller Ts), uˆ can be made track u properly. The equivalent mathematical condition of
proper tracking or “hunt” is
max
{
du
dt
}
<
e
Ts
(2.1)
Assuming,
u = A cos(2pift+ θ) (2.2)
Eq. 2.1 becomes
2pifA < e
Ts
= efs (2.3)
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To avoid slope overload error, the maximum amplitude of the input sinusoidal signal has to
follow the following inequality,
Amax <
e
2pi
{
fs
f
}
(2.4)
If it is assumed that the spectral power density of the quantization noise (e) is uniformly
distributed, then the mean power of the quantization noise is
Pe_total =
1
2e
∫ e
−e
ε2(t)dε(t) = e
3
3 (2.5)
If the Δ-modulator output is passed though a reconstruction filter with bandwidth of B, the
in-band power of the quantization noise is
Pδ =
1
3
(
B
fs
)
(e2) (2.6)
Comparing the in-band quantization noise power with the signal power, some mathematical
manipulation between Eq. 2.4 and Eq. 2.6 [28] leads to the following expression of signal-to-
quantization noise ratio (SQNR) in a Δ-modulator.
SQNR = 38pi2 ×
f 3s
Bf 2
(2.7)
Here, B = Bandwidth of the receiving low pass filter
fs = Sampling frequency (2.8)
f = Input signal frequency
It can be seen that the SQNR is inversely proportional to the square of the input frequency.
The dependency of the SQNR of a Δ-modulator on the input frequency is a disadvantage
compared to ΣΔ modulator. However, Δ-modulator can provide some practical advantage in
terms of implementations compared to ΣΔ modulator (detailed explanation in Chapter 6).
2.3.3 ΣΔModulator
A ΣΔmodulator is shown in Fig. 2.7(a). It utilizes a feedback loop containing a loop filter,
an internal low-resolution quantizer or A/D converter, and a D/A converter. Corresponding
z-domain (discrete-time) model of the ΣΔmodulator is shown in Fig. 2.7(b). Analysis gives,
v(n) = u(n− 1) + e(n)− e(n− 1) (2.9)
18
+
∫ A/D
Converter
D/A
Converter
u v
−
(a) Block diagram.
+ z
−1
1− z−1 +
E(z)
U(z) V(z)
−
(b) Linearized z-domain model.
Figure 2.7 ΣΔ modulator.
Thus, the output contains a delayed replica of the input signal u, and a differentiated version
of the quantization error e. The differentiation of the error e suppresses it at frequencies
which are small compared to the sampling rate. If the loop filter has a high gain in the signal
band, the in-band quantization “noise” is strongly attenuated.
The output noise due to the quantization error in the ΣΔ modulator is,
q(n) = e(n)− e(n− 1) (2.10)
In the z-domain, this becomes,
Q(z) = (1− z−1)E(z) (2.11)
In the frequency domain, after z is replaced by ej2pifT , the power spectral density (PSD) of
the output noise is found to be,
Sq(f) = (2 sin(pifT ))2Se(f) (2.12)
Here, T = 1/fs is the sampling period, and Se(f) is the 1-sided PSD of the quantization error
e of the internal quantizer. For “busy” (i.e., rapidly and randomly varying) input signals, e
may be approximated as white noise of rms value e2rms = ∆2/12, where ∆ is the step size of
the quantizer, and thus,
Se(f) =
∆2
6fs
(2.13)
The filtering function 1 − z−1 is called the noise transfer function (NTF). The squared ma-
gnitude of the NTF as a function of frequency is illustrated in Fig. 2.8. The NTF of the
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Figure 2.8 Noise-shaping function for the Σ∆ modulator shown in Fig. 2.7(a)
ΣΔ modulator is a high pass filter function. Since,
∫ fs
2
0
Sq(f)df =
∫ fs
2
0
(2 sin(pifT ))2Se(f)df = 2e2rms (2.14)
the overall quantization noise actually increases. But as can be seen in Fig. 2.8, the “increase”
actually occurs in the frequency near fs/2, while in the low frequency range, the noise is atte-
nuated. This process is called noise shaping. The accumulated noise near fs/2 can be removed
by digital filtering. Removal of accumulated noise by digital filtering makes oversampling
converters highly compatible to scaled CMOS technology which is better suited for providing
fast digital circuits than precise analog circuits.
Oversampling ratio (OSR) is defined as how much faster the input analog signal is sampled
in the oversampled converter than in a Nyquist-rate converter,
OSR = fs2fB
(2.15)
where fB is the maximum signal frequency, i.e. the signal bandwidth. Integrating Sq(f)
between 0 and fB, assuming OSR1, gives the in-band noise power to be
q2rms =
pi2e2rms
3(OSR)3 (2.16)
As expected, the in-band quantization noise decreases with the increase of OSR. Doubling the
OSR increases the effective number of bit (ENOB) by only about 1.5 bits. Assuming single-
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Figure 2.9 A third-order ΣΔ modulator.
bit quantization, OSR = 64 entails ENOB<10. The ΣΔmodulator shown in Fig. 2.7(b) is
called a first-order modulator because it has only one integrator (or accumulator) and one
feedback branch in the loop. It is possible to have multiple integrators and feedback branches
in the loop that would give us a multi-order modulator. Such multi-order modulators can
provide more effective noise-shaping. A third-order ΣΔ modulator is shown in Fig. 2.9. For
an Lth-order modulator, the in-band noise is [27],
q2rms =
pi2Le2rms
(2L+ 1)(OSR)2L+1 (2.17)
Fig. 2.10&2.11 present two graphs that compare various low-pass ΣΔ modulators (A/D
converter) recorded in the literature. Fig. 2.10 compares silicon area usage plotted at various
CMOS technology nodes. It is observed that the area requirement of the ΣΔ modulators
ranges between three and seven orders of magnitude. Fig. 2.11 classifies the cited designs
using the classic figure of merit (FoM) [59], defined as,
FoM = P
2SNDR−1.766.02 × 2×BW
Here, BW = signal bandwidth
P = power consumption
A primary constraint of the WaferBoard is the silicon area. From Fig. 2.10, it can be seen
that the ΣΔ modulator proposed in [29] offers the smallest silicon footprint. However, the
ΣΔmodulator in [29] can support a VP-P of only 0.4V and 0.8V for single-ended and dif-
ferential implementation respectively. Even though it consumes a very small silicon area, it
suffers from DC level shifting in the reconstructed signal. The non-linearity of the front-end
voltage-to-time converter (VTC) of the ΣΔmodulator in [29] was a large contributor to its
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limited bandwidth and signal-to-noise and distortion ratio (SNDR).
From Fig. 2.11, it can be seen that the ΣΔ modulator (A/D converter) proposed in [30] offers
the smallest FoM. The ΣΔmodulator in [30] is an asynchronous ΣΔmodulator (ASDM).
ASDMs can provide a low power and compact implementation of amplitude-to-time conver-
sion. The output of ASDM is a continuous-time discrete-valued signal, rather than being
digital. In the target application of digital FPIN-based prototyping platform, a dedicated
1-bit channel is available for transmission that can support propagation of purely digital as
well as continuous-time discrete-valued signals. Considering the limited bandwidth and vol-
tage range of the analog interface that was developed for the WaferBoard [1] and introduced
in [22], an A/D and D/A converters based on ASDMs or ADMs appear to be the best solu-
tion for an analog interface for the WaferBoard. An ASDM or ADM based analog interface
circuit can provide the following advantages:
— It has inherent real-time calibration of the analog-to-digital (or amplitude-to-time)
conversion.
— It does not require any clock signal to synchronize the transmission.
Sec. 2.3.4 presents an overview of the ASDM principles of operation.
2.3.4 Asynchronous ΣΔ Modulator
Asynchronous ΣΔmodulators (ASDMs) do not have any sampling operation. A theoretical
analysis of ASDM is presented in [2]. Being a closed-loop nonlinear system without any
sampling operation, ASDMs cannot be transformed into equivalent z-domain linear models.
As a result, ASDMs are analyzed by the describing function (DF) method [2,30,60]. ASDMs
can convert continuous-time analog input signals into continuous-time discrete-valued output
signals. ASDMs encode the amplitude of the input signal into the pulse-width of the output
signal [2]. ASDMs can provide a very compact implementation of a high-resolution amplitude-
to-time converter. Even though an ASDM does not have/require any sampling clock, it has
an equivalent self-oscillation frequency called the limit cycle frequency that depends on its
circuit parameters. A sufficiently high limit cycle frequency is used in the ASDM to avoid
spectral overlap with the input modulating frequency [2]. An ASDM is shown in Fig. 2.12.
It is similar to a continuous-time ΣΔ modulator (CT-ΣΔ) except for the absence of the
sampling operation.
ASDMs can be used as high-precision A/D converters in applications that do not require
explicit digitalization. Due to the equivalence of the spectrum of the modulating input signal
and the low-frequency part of the spectrum of the ASDM output, the input signal can be
reconstructed by a simple low-pass filter from the ASDM output. ASDM applications have
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Figure 2.12 Asynchronous Σ∆ modulator.
been reported in the context of ADSL/VDSL line drivers [30, 61], power converters [62],
drivers for optical cables [63], and A/D converters [64]. As ASDMs allow very compact
and robust implementation of a high-resolution amplitude-to-time converter, they have great
potential to be used as the quantizer in the target application of WaferBoard as an A/D
converter.
A quantizer/1-bit comparator with hysteresis is required to ensure oscillation for first and
second-order loop filters in an ASDM. Assuming that the output waveform of the ASDM can
have values of ±1 and
L(ω) = p
p+ jω ,
then for stationary or DC input vin = V (in Fig. 2.12),
ω = ωc(1− V 2) where, ω = 2pi
T
and |V | < 1 (2.18a)
2α
T
− 1 = V where, α
T
= the duty-cycle (2.18b)
ωc =
pip
2h when, V = 0 (2.18c)
Eq. 2.18b shows that the duty cycle of the output square wave has a linear relationship with
the input voltage. In fact, this relationship is true for DC input only. For an harmonic input
of frequency µ, the relation between v, the duty-cycle, and the frequency is governed by the
more general equation [2],
vin − (2α
T
− 1) = 2
pi
∞∑
n=1
ReL(nωi)
nL(µ) sin (2pin
α
T
) (2.19a)
∞∑
n=1
1
n
sin2 (npiα
T
)ImL(nωi) = −pi4h (2.19b)
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Where, vin = vm cosµt and ωi is the instantaneous frequency of the output square-wave.
Solving Eq. 2.19 for µ = 0 results in Eq. 2.18. However, for µ 6= 0, Eq. 2.19 evolves into
(AppendixA.1),
2α
T
− 1 = (1 + d1)vin − d3v3in (2.20)
where, d1 = d3 =
pi2
6
ReL(ωi)
L(µ)
Inserting vin = vm cosµt into Eq. 2.20 results in,
2α
T
− 1 = (1 + d1)vm cosµt− d3(vm cosµt)3 (2.21)
Thus, it can be seen that in the process of amplitude-to-time conversion, there is a third
harmonic distortion. The distortion coefficient ∆3, defined as the ratio of the third harmonic
component and the fundamental component is,
∆3 =
pi2
24
ReL(ωi)
L(µ) v
2
m ≈
pi2
24
µ2
ω2i
v2m (2.22)
2.4 Differential Interface
Differential signaling transmits the same electrical signal as a differential pair of signals, each
in its own conductor. As external electromagnetic interferences tend to affect both conductors
similarly and the receiving end only detects the difference between the conductors, differential
signaling can resist common mode electromagnetic couplings that affect single-ended signa-
ling. The focus of our research was to investigate spatially configurable propagation paths for
differential-to-single-ended conversion in a digital FPIN-based prototyping platform. Beside
the research conducted by the author (and Olivier Valorge), the concept of spatially reconfi-
gurable differential signal transmission in a digital FPIN-based prototyping platform remains
unexplored in the literature.
2.4.1 Compatibility with the WaferBoard
Conventional differential signaling output drivers shown in Fig. 2.13(b) typically consist
of an open-drain differential pair and a voltage-controlled current source [65]. Supporting
differential signaling in the WaferBoard implies that any two complementary pins (output of
the differential pair in Fig. 2.13(b)), whatever their positions on the board/platform, can be
declared as being part of a differential interface. However, in practice, the spacing between
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Figure 2.13 Differential buffer structure.
two such differential pins rarely exceeds 2mm [66]. Thus, any pair of pins propagating
a differential signal can be arbitrarily positioned in an oriented window of 2mm×2mm.
The CIO/NanoPad density in the WaferBoard is about 64 (8×8) CIO/mm2. Mapping the
2mm×2mm area onto the fabric of the WaferBoard means that the differential interface
must be able to drive or receive signals from any CIO within an array of 16×16 CIOs.
2.4.2 Physical and Electrical Constraints of Differential Signaling
The spatially configurable differential interface must meet several electrical and physical
constraints. First, the two differential signals must maintain their symmetry as they “pro-
pagate” through the interface (and the FPIN) from the source uIC to the destination uIC.
This symmetry depends on the path taken by the two signals through the proposed inter-
face. Asymmetry in the propagation path could induce jitter or phase difference between
the signals in a differential signal pair that can lead to errors in the transmitted informa-
tion. Very stringent jitter constraints exist for most high-speed interfaces. For example, in
the PCIe transmission protocol, 30% of the bit length is the maximum allowed jitter [67],
which represents a maximum jitter of 120 ps for a data rate of 2.5Gbps. Slight length or load
asymmetry between the two signal paths can cause such jitter or phase difference.
Besides symmetry issues, another set of issues stem from the fact that during propagation of
high frequency signals, PCB traces can no longer be modelled with lumped parameter circuit
elements. Indeed, these traces behave as transmission lines. As a result, reflection at the
receiving end and attenuation become prominent in the signal characteristics. To avoid such
phenomena, impedance matching is typically done in every stage of a transmission path [68].
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CHAPTER 3 ORGANIZATION OF THESIS
3.1 Organization of Thesis
The research contributions of this thesis are divided into five chapters (Chapters 4−8). Each
chapter, from Chapters 4−7, presents a research article that was prepared as part of this thesis
in order to complete the objectives stated in Sec. 1.4. Each of these articles develop inter-
face circuits for programmable interconnects so that it can enhance the versatility of FPGAs
and/or WaferBoard. Chapter 4 includes a published paper [69] reporting the bi-directional
interface and a compatible star interconnect topology. Chapter 5 includes another published
paper [70] reporting measurement results from a test-chip validating the bi-directional in-
terface and a ring-based interconnect topology. Chapter 6 includes a submitted paper [71]
reporting measurement results from a test-chip validating the analog interface based on a
novel circuit-implementation of the asynchronous Δ-modulator (ADM). Chapter 7 includes a
paper [72] reporting measurement results from a test-chip validating a differential interface.
Chapter 8 includes an alternative solution, improving the work presented in Chapter 7.
3.2 Article-1 and Article-2
Article-1 and Article-2, constituting Chapter 4 and Chapter 5, present the open-drain in-
terface circuit and two interconnect topologies. The open-drain interface circuit and the
interconnect topologies were developed to support bi-directional communication through uni-
directional digital FPINs.
3.2.1 Article-1 (Chapter 4)
The main contributions of this article are:
— An open-drain interface circuit and a star interconnect topology that have been pro-
posed by the author in reference [69] W. Hussain, Y. Savaria, and Y. Bla-
quiere. An interface for the I2C protocol in the WaferBoard. In Circuits
and Systems (ISCAS), 2013 IEEE International Symposium on, pages
1492–1495, 2013. Connected according to the star topology, each interface unit has
point-to-point communication with all the others. Point-to-point communication leads
to the simplest design and minimized delays when a small number of pins need to be
connected. The star interconnect topology has an interconnection complexity of Θ(n2)
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for n interface units. Post-layout simulation was reported in [69].
3.2.2 Article-2 (Chapter 5)
The main contributions of this article are:
— A solution is proposed to a complexity problem that stems from the fact that an Θ(n2)
complexity gets very expensive when n grows. There is also a need to overcome a limit
on the value of n due to the fan-in of the unit cells of the WaferBoard [1]. Thus, a
bi-directional bus emulation with an interconnect topology of Θ(n) complexity was
developed and is reported in [70] W. Hussain, Y. Savaria, and Y. Blaquiere.
An interface for open-drain bi-directional communication in field program-
mable interconnection networks. This paper was accepted for publication
in IEEE Transactions on Circuits and Systems I: Regular Papers, August
2015. The Θ(n) complexity interconnect topology is structured as a ring or queue.
Measurement results from a test-chip that was fabricated in a 0.13µm CMOS tech-
nology were reported in [70]. Measurement results show that several instances of
this interface circuit can be successfully interconnected through the Θ(n) complexity
interconnect topology that mimics the “wired AND” property of open-drain (or open-
collector) connections. A comprehensive delay model has also been developed. This
model can be used to calculate the maximum number of interface circuits that can be
interconnected in a network for a given communication speed.
3.3 Article-3 (Chapter 6)
Silicon area is a main constraint of the prototyping platform [1] (see Sec.2.1.2). Thus, the A/D
and D/A converters that must be embeded in any analog interface must be very compact.
An asynchronous Δ-modulator (ADM) can provide a very compact and robust implementa-
tion of an amplitude-to-time converter that can be used as an A/D converter in the analog
interface. A novel circuit-implementation of an ADM was thus proposed and developed for
A/D conversion and reported in Article-3 (Chapter 6). The main contributions of this article
are:
— An analog interface circuit, based on a proposed ADM, was developed to support ana-
log signal transmission in the FPIN of a prototyping platform [1]. The analog interface
circuit utilizes the proposed ADM where its output is directly propagated through the
FPIN. The analog interface is reported in [71] W. Hussain, F. Hussein, Des-
greys P., Y. Savaria, and Y. Blaquiere. An asynchronous Δ-modulator
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based A/D converter for an electronic system prototyping platform. Sub-
mitted in IEEE Transactions on Circuits and Systems I: Regular Papers,
September 2015. The proposed ADM was fabricated in a 0.13 µm CMOS techno-
logy. Measurement results showed a signal-to-noise ratio (SNR) and a SNDR of 57 and
47 dB respectively for input bandwidth of 2MHz. The ADM occupies an active area
of 45 µm× 22µm. The entire A/D and D/A converter-pair consumes 0.15mA from a
3.3V supply and occupies a total area of 45 µm× 46 µm. Comparisons of the proposed
ADM with three other published competitive A/D converters were reported in [71].
3.4 Article-4 (Chapter 7) and Chapter 8
CML is a high-speed differential signaling circuit topology that enables transmitting data
through pins at several giga bits per second with existing CMOS technologies. A novel spa-
tially configurable differential interface was proposed and developed according to physical
and electrical constraints of CML signalling to support differential signalling on a digital
FPIN-based electronic prototyping platform such as the WaferBoard [1]. The two main re-
quirements of the differential interface are:
— Spatial reconfigurability to select the two differential pins of an uIC, when the uIC
can be randomly placed anywhere on the electronic prototyping platform.
— Matching of the differential signal paths from the uIC pins to the input of the differential-
to-single-ended converter for all possible locations of the NanoPads or CIOs on the
electronic prototyping platform.
Two differential interfacing solutions were elaborated and developed according to the afore-
mentioned two requirements :
3.4.1 Article-4 (Chapter 7)
The main contributions of this article are:
— The differential interface was originally developed by Olivier Valorge, a postdocto-
ral fellow at Polytechnique Montréal. Alternative implementation(s) of the original
concept have been investigated by the author of this thesis to find a more cost ef-
fective solution that meets the constraints of the WaferBoard [1]. The architecture
of the originally proposed differential interface consists of an input stage and an out-
put stage. The differential input stage receives the complementary differential signals
from the uICs and converts them into a single ended signal before injecting it into
the digital FPIN of the WaferBoard. The differential input stage has a differential-to-
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single-ended converter. However, before conversion, it must be ensured that the two
differential signals reach the differential-to-single-ended converter without excessive
phase difference. In other words, the signal paths from the uIC pins to the input of
the differential-to-single-ended converter must be adequately “matched” for all pos-
sible locations of the pins (NanoPads or CIOs) on the WaferBoard. An H-tree structure
with multiple hierarchical levels is used in the differential input stage (explained in
Sec.7.3) to maintain symmetry and to balance all possible propagation paths. Unity-
gain buffer based analog multiplexers were used in each stage of the H-tree structure.
The first version of the differential interface proposed by Valorge has been fabrica-
ted in a test-chip implemented using a mature 0.18µm CMOS technology. Measure-
ment results from the test-chip performed by the author is reported in reference [72]
W. Hussain, O. Valorge, Y. Savaria, and Y. Blaquiere. A novel spatially
configurable differential interface for an electronic system prototyping plat-
form. Submitted in Integration, the VLSI Journal - Elsevier, May 2015.
Measurements on the test-chip show that the configurable differential interface can
operate at a speed of up to 2.5Gbps.
3.4.2 Chapter 8
The main contribution of this chapter is :
— A pass-transistor multiplexer based differential input stage that was investigated for
the spatially configurable differential interface reported in [72]. Its main purpose is
to develop a less costly solution for the WaferBoard. This differential input stage was
also developed according to CML differential signaling specifications. The differential
input stage can be implemented with standard CMOS processes and is fully compatible
with a digital FPIN-based prototyping platform. This input stage can replace the input
stage based on unity-gain buffer based multiplexers used in [72]. The pass-transistor
multiplexer based differential input stage can support data rates of up to 2Gbps while
occupying significantly less silicon area (1/20 th) compared to the input stage based on
unity-gain buffer based multiplexers.
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CHAPTER 4 ARTICLE 1: AN INTERFACE FOR I2C PROTOCOL IN
WAFERBOARD™
Summary of the Chapter
An open-drain interface circuit, along with an interconnection topology has been
conceived by the author of this thesis. It can support bi-directional communication
(i.e. I2C protocol) through an uni-directional network. Initially, simulation results
were used to validate the concept. The idea was initially introduced (and subsequently
published) in a lecture presentation in IEEE International Symposium on Cir-
cuits and Systems (ISCAS) on 2013. The interface unit can interconnect multiple
open-drain I/Os. It was originally developed for WaferboardTM [1]. Designed accor-
ding to the specification of I2C protocol, the interface unit can support a speed of up
to 3.4 Mbit/s. The published paper is reproduced in this chapter.
Title : An Interface for I2C Protocol in WaferBoard™
Wasim Hussain, Yves Blaquière, Yvon Savaria. (Published). Circuits and Systems (ISCAS),
2013 IEEE International Symposium on, pp. 1492–1495.
Abstract
This paper presents a circuit proposed for the DreamWaferTM technology. This circuit can
interconnect several pads, also called NanoPads, in such a way that they can imitate the
behavior of a “single metal line” for open-drain (or open-collector) buses compliant to the
I2C protocol. Thus, multiple serial data lines (SDA) and serial clock lines (SCL) from different
user ICs can be connected together on the WaferboardTM. The interface can support up to
25 I2C IC pins together. It can support bidirectional data transfers at up to 100 kbit/s in the
Standard-mode, up to 400 kbit/s in the Fast-mode, up to 1 Mbit/s in the Fast-mode Plus,
or up to 3.4 Mbit/s in the High-speed mode. The entire interface would take less than 1%
of the total area of the WaferICTM, the target system environment for which this circuit is
proposed.
Keywords
Re-programmable Circuit Board, I2C protocol, Open Collector Bus, Bidirectional Bus.
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4.1 Introduction
The I2C protocol is a popular communication standard. It is a bidirectional multi-master
serial bus developed by Philips. I2C is used in various control architectures such as the
System Management Bus (SMBus), the Power Management Bus (PMBus) [17], the Intelligent
Platform Management Interface (IPMI), the Display Data Channel (DDC) and the Advanced
Telecom Computing Architecture (ATCA).
I2C [14] uses two bidirectional open-drain (or open-collector) lines named Serial Data Line
(SDA) and Serial Clock Line (SCL). Both lines have external pull-up resistors. The I2C
protocol has no explicit signal to specify the direction of data in the bus. Rather, there
are some rules embedded in the protocol, like clock synchronization, arbitration and clock
stretching [14] by which all the ICs connected to a bus “realize” when they are supposed to
write into the bus, read from the bus or stay idle. All those rules are based on one electrical
property of the bus. That is, the open-drain bus behaves as a set of "wired AND". Unlike
CMOS driver logic, there is no possibility of undefined state in the bus. Indeed, no matter
how many ICs are connected to the bus, if only one of them outputs a LOW on the bus, the
bus will become LOW.
An active reconfigurable board, called the WaferBoard, has been proposed in [1]. WaferBoard
is intended to be an alternative to PCBs for providing interconnections among multiple user
ICs (uICs) during testing and prototyping. WaferBoardTM is being developed to support
as many types of communication standards as possible. It can already support bidirectional
buses with an explicit enable signal. But in its current version, it cannot support bidirectional
buses like those following the I2C protocol.
This paper presents an interface that can interconnect several miniature pads found on top
of the WaferIC, called NanoPads, through a mechanism that imitates the behavior of an I2C
bus. Section-II provides a description of the WaferBoardTM. Section-III describes the pro-
posed interface and Section-IV presents simulation results obtained from post-layout circuit
extraction. Finally, section-V concludes this paper by summarizing the proposed interface
and suggesting some enhancements.
4.2 Background
In the WaferBoardTM, the active surface on which user ICs (uICs) are to be deposited is called
WaferICTM. Its surface has a dense array of very fine (tens of microns) conducting pads which
are called NanoPads. Each NanoPad is connected to an internal wafer-scale interconnect
network, called WaferNetTM, that can be configured to connect any two NanoPads, whatever
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Figure 4.1 WaferICTM with ICs deposited: (a) top view, (b) cross section view.
their position is. The NanoPads are able to make contact with the solder ball or pins of uICs.
With the WaferIC™, hand-placement is sufficient, as shown in Fig. 4.1(a).
The building block of the WaferICTM is called a unit cell. Each unit cell contains an array
of 4 × 4 NanoPads, I/O buffers, routing and control circuitries, and a multiplexer-based
crossbar. This crossbar routes incoming signals to one of the NanoPads belonging to itself or
other unit cells. When a signal is propagated through the WaferICTM, it is routed from unit
cell to unit cell until it reaches the destination NanoPad and the corresponding uIC pin [1].
The interface, proposed in this paper, is to be integrated in each unit cell.
Signals are routed through the WaferNetTM by digital multiplexer-based crossbars. Each Na-
noPad has its own I/O buffers. If a NanoPad is to operate as an input, then the respective
I/O buffer is configured accordingly and this buffer receives the signal from a uIC and pro-
pagates it to the embedded crossbar of the local unit cell to which it belongs. The crossbar
routes the signal to the link pointing towards the destination NanoPad’s unit cell. At the
destination cell, the NanoPad I/O buffer is configured as an output buffer. Normally this
configuration is done before “testing” or “prototyping” with uICs. A bidirectional bus com-
patibility is provided by accommodating an enable signal which can dynamically configure
the I/O buffers as input or output during testing operations. For example, the communication
between a microprocessor and some off-chip memory is a bidirectional line that is controlled
by a direction bit typically generated by the microprocessor itself. This direction bit can be
used in the WaferIC™to control when the corresponding NanoPads’ I/O buffers are to be
configured as input buffer or output buffer.
By contrast, in the I2C protocol, there is not any explicit direction bit or master controller.
It is a multi-master bus where any connected component can assume the role of master and
can control the direction of the data. Such communication protocol cannot be supported
by the existing version of the WaferICTM. In the I2C protocol (shown in Fig. 4.2), when a
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component wants to output HIGH, the output driver does not output an explicit HIGH.
Rather, the output driver releases the bus, and an external common pull up resistor pulls up
the bus to VDD. When a component wants to output a LOW, it explicitly drives the bus to
LOW because the pull down is stronger than the pull up resistor.
4.3 Proposed Interface for I2C Compatibility
To emulate the behavior of an open-drain bus, whenever one of the uIC pins outputs a LOW
to its corresponding NanoPad, the interface must be able to detect it and send a signal to
the other NanoPads to produce a LOW. Also, when the uIC outputs a HIGH by releasing
the NanoPad, the interface must detect it and send signals to the interconnected NanoPads
so that they produce a HIGH. A schematic of the proposed interface is shown in Fig. 4.3(a).
Instead of a pull up resistor, a pull up pMOS is used. When such interfaces are interconnected
through crossbars embedded in each unit cell, the resulting group of NanoPads emulates an
open-drain bus.
First we consider the case where two such interfaces are connected through a crossbar, as
shown in Fig. 4.3(b). Each interface’s NAND gate will have only one signal from the other
interface and the remaining inputs of the NAND gates are held at VDD. In Fig. 4.3(b) the
NAND gate is behaving as an inverter. When, none of the uICs is outputting a LOW, both
NanoPads will be held at VDD by their respective pull up pMOS. Also, both NanoPads will
send HIGH to each other and as a result, the internal pull down nMOS remain OFF and the
NanoPads continue to be held at VDD. If one of the uICs outputs a LOW, the corresponding
NanoPad becomes LOW because compared to the internal pull up pMOS of the interface, the
output driver of I2C uIC is stronger. With the I2C protocol, the signals are often propagated
through long metal lines. Thus, the drivers have to be sufficiently strong to quickly discharge
the capacitance of such lines. Usual I2C drivers can sink current of 2-3 mA [14], while the
internal pull up pMOS in the proposed interface can supply less than 50 µA. Let us assume
uIC1 outputs LOW in Fig. 4.3(b) and NanoPad1 becomes LOW. Further assume that uIC2 is
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not outputting a LOW. In that case, since NanoPad1 is LOW, it will send LOW through the
crossbar to NanoPad2 and turn on its internal pull down nMOS. Thus, NanoPad2 will also
become LOW even though uIC2 is not driving it LOW. The opposite would have happened
if instead of uIC1, uIC2 outputs LOW.
This configuration suffers from a latching problem. As described before, when NanoPad2
becomes LOW it will also send a LOW signal through the crossbar to NanoPad1. Thus, the
internal pull down nMOS of NanoPad1 will also turn on. This gives rise to the latching pro-
blem. I2C drivers output “explicit” LOWs but not “explicit” HIGHs. When a driver outputs
HIGH, it will release the bus or the NanoPad in the present case. After outputting LOW,
when uIC1 releases NanoPad1, it is supposed to be pulled up to VDD. But since, the internal
pull down nMOS of NanoPad1 is turned on by the LOW signal from NanoPad2, NanoPad1
may not be pulled up to VDD when uIC1 releases it. An apparent solution to this problem
is to make the pull up pMOS strong and the internal pull down nMOS weak. However, in
the I2C protocol, the maximum allowable VIL is 0.3 VDD. If the pull up pMOS is made too
strong compared to the pull down nMOS, then the voltage level of the NanoPad might not
fall below 0.3 VDD.
The approach taken to solve that problem was to break the loop. This was done by giving two
distinct logical interpretation to some voltages observed on the NanoPads. This is possible
as the pull down driver in chips designed according to the I2C standard are a lot stronger
than the nMOS pull down we propose in Fig. 4.3(a). Indeed, by having a pulldown in the
WaferIC™that is much weaker than those found in I2C chips, but still significantly stronger
than the pMOS pull up, we can have a LOW value less than 150 mV (termed VOL_1) when
it is driven by a standard I2C compatible chip, or of the order of 250 mV (termed VOL_2)
when it is driven by the nMOS pull-down in the WaferIC™. In that case, a sensing circuit
such as the one proposed in Fig. 4.3(c) can have different logical interpretations for a low
voltage driven by an I2C compatible chip and one driven by our nMOS driver, even though
the standard I2C bus would interpret both voltages as a logical LOW, as required by the I2C
protocol. This allows breaking the ’logical loop’ that would otherwise result from the circuit
in Fig. 4.3(b). The desired functionality is obtained with a biased differential amplifier where
M1 is approximately two times wider than M2. The second differential (M3-4) pair is used
only for amplification and level shifting purpose to make the whole circuit robust against
process variations. When the voltage at the NanoPad is below VOL_1 or 0.15 V (VOL_1 can be
considered as the tripping voltage of the biased differential pair), the buffer will send LOW
else it will send HIGH.
Let us reconsider the circuit of Fig. 4.3(b) where the level sensing buffers are replaced by
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Figure 4.3 (a) Proposed interface. (b) Two instances of the interface interconnected together.
(c) The level sensing buffer to remove the latching problem. (d) Block diagram.
the circuit shown in Fig. 4.3(c). Assuming uIC1 outputs LOW to NanoPad1, the voltage of
NanoPad1 drops to below 150 mV (VOL_1). NanoPad1 will send a low signal to NanoPad2
through the WaferNetTM. As a result, the internal pull down nMOS of NanoPad2 will be
turned on and the voltage of NanoPad2 will be pulled down to approximately 0.25 V (VOL_2,
assuming that the operating VDD of WaferICTM is 1.8 V). That voltage level will be “inter-
preted” as LOW by uIC2. But, since that voltage level is not below 0.15 V, NanoPad2 will
not send LOW to NanoPad1. Thus, the two interconnected NanoPads imitate the behavior
of an open-drain bus, even though internally the NanoPads are loop-connected through the
crossbar but not by any direct metal line.
The interconnection principle of Fig. 4.3(b) can be extended to more than two NanoPads. A
block diagram of the interface is shown in Fig. 4.3(d). In a case of N NanoPads, each interface
must receive the To_crossbar signals from the other N-1 interfaces at its own NAND_Input_j
(j=1 to N-1). The interface can be integrated into the WaferICTM in each unit cell that can
receive 24 signals from the crossbar [73]. Thus, the maximum N this interface can support is
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Figure 4.4 Full schematic of the interface.
25, which would require a 24-input NAND gate. However, NAND gates with fewer inputs can
also be used, which would reduce the maximum number of interfaces that can be supported.
The complete schematic of the interface is shown in Fig. 4.4.
The number of inputs in the NAND gate is a design choice. The NAND gate delay should
not be a problem as the operating speed of I2C buses is always less than 5 MHz [14].
It should be mentioned that when this I2C interface is activated, the regular I/O buffers
will have to be deactivated. Currently the multiplexers being used in the crossbar is a 32-
to-1 multiplexer which has six unused inputs. One such input can be used for To_crossbar
signal. On the other hand, 24 signals from neighboring unit cells arrive at each unit cell.
Those 24 signals are not needed “individually”. Rather, the NAND output of those 24 signals
are needed. Thus, those 24 signals are simply tapped and input into the NAND gate of the
interface.
The unused inputs of the NAND gate must be kept at VDD. That can be accomplished in two
ways. One is through the unused crossbar link [73]. In that case, the unit cell from which that
link originates has to be configured in a way that it will always send a HIGH signal through
that link. One drawback of such solution is that the link will be “blocked” and cannot be
used for other routing purposes. Another drawback is that, due to fabrication defects, that
link might not be able to provide a HIGH signal. A second solution, which removes all the
drawbacks of the first one, but that is more expensive, is to use 24 configuration bits to
enable/disable the 24 incoming signals from the crossbar links by (N)ANDing.
For connecting the interface with the sixteen NanoPads belonging to each unit cell, 16 trans-
mission gates and a 4-to-16 decoder with 4 configuration registers will be required. Summa-
rizing, the interface will consist of the following circuitry,
1. The schematic shown in Fig. 4.4.
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2. 16 transmission gates with one 4-to-16 decoder and 4 configuration registers.
3. 24 registers for selecting the input of the NAND gate.
4.4 Simulation Results
The proposed interface was laid out using a 0.18 µm CMOS technology. For post-layout
simulation purpose, a 24-input NAND gate was used which implies N = 25. Six such inter-
faces were interconnected together and simulated. A circuit simulation result is presented in
Fig. 4.5. In that simulation, the uIC connected to NanoPad1 outputs a LOW, while other
uICs continue keeping their respective NanoPads released. As a result, voltage of NanoPad1
drops below 150 mV while the voltage levels of NanoPad2-6 drop to 245 mV (for readability,
only voltages of NanoPad1 and NanoPad2 are shown in Fig. 4.5).
Monte Carlo dc-simulation were performed (1000 runs) in different process corners to in-
vestigate the effects of transistor mismatches. Lower and upper bounds of both VOL_1 and
VOL_2 are reported in Table 4.1. There is a safety margin (minimum difference between lower
bound of VOL_2 and upper bound of VOL_1) of about 63 mV to prevent latching up in different
process corners.
The decoder and the registers were instantiated as VHDL descriptions. The area of the syn-
thesized circuitry is shown in Table 4.2. Each unit cell has a dimension of 560 µm × 560 µm.
Thus, the proposed interface will occupy less than 1% area of the unit cell.
Operating voltage of I2C bus devices, currently in the market, range in supply voltage from
1.5 V to 5 V. According to the specification of the I2C protocol, the minimum VIH is 0.7 VDD
[14]. 1.8 V for HIGH can meet the specification for VIH as long as 1.8 V > 0.7 VDD. That
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Table 4.1 Corner Simulation
Corner VOL_1 (mV) VOL_2 (mV)
Lower Upper Lower Upper
bound bound bound bound
NOM 68 153 230 245
FAST 70 167 248 279
SLOW 74 162 225 250
FASTSLOW 71 157 223 247
SLOWFAST 68 161 243 274
Table 4.2 Area of the interface.
Blocks Area (µm2)
Schematic shown in Fig. 4.4 500
16 transmission gates with one 4-to-16 900
decoder and 4 configuration registers
24 registers for selecting the input of the NAND gate 1700
Total 3100
implies that the proposed interface can operate with standard I2C bus devices as long as
VDD of those devices are less than approximately 2.5 V. On the lower end, the interface can
operate with standard I2C bus devices as long as 0.245 V < 0.3 VDD which implies that the
device VDD must be greater than 0.8 V.
4.5 Conclusion
This paper presents an interface that can support devices exploiting the I2C bus structure. It
can provide a very attractive solution for supporting I2C bus in WaferBoardTM. A drawback
of the proposed interface is that it can only support I2C bus devices as long as device VDD is
less than 2.5 V. That range can be augmented by utilizing the 3.3 V power supply which is
available in every unit cell of the WaferICTM.
To the best of our knowledge, an interface circuit that mimics the behavior obtained with
a metal line for a I2C bus has not been reported yet. There are some commercial I2C bus
extension buffers named P82B96 [74] and PCA9600 [75]. These two buffers have some simi-
larities with our proposed interface in terms of their use of double interpretation of voltage
level below 0.3 VDD to avoid latching problems.
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CHAPTER 5 ARTICLE 2: AN INTERFACE FOR OPEN-DRAIN
BI-DIRECTIONAL COMMUNICATION IN FIELD PROGRAMMABLE
INTERCONNECTION NETWORKS
Summary of the Chapter
This chapter presents an enhanced version of the open-drain interface circuit and
the interconnection topology that has been presented in Chapter 4. The enhanced in-
terconnection topology reduces the interconnection complexity from Θ(n2) (in Chap-
ter 4) to Θ(n), where n is the number of interconnected open-drain I/Os. The in-
terface unit and the interconnection topology has been validated by an on-silicon
implementation in a 0.13 µm CMOS technology. Designed according to the speci-
fication of I2C protocol, the interface unit can support I2C Fast-mode Plus with
3.4Mbit/s. The measurement/validation results were published on September, 2015
as a journal paper in IEEE Transactions on Circuits and Systems I: Regular Papers.
The published paper is reproduced in this chapter.
Title : An Interface for Open-Drain Bi-Directional Communication in Field Pro-
grammable Interconnection Networks
Wasim Hussain, Yves Blaquière, Yvon Savaria. IEEE Transactions on Circuits and Sys-
tems I: Regular Papers.
Abstract
An open-drain interface circuit and a corresponding interconnect topology is proposed to sup-
port bi-directional communication in a field programmable interconnection network (FPIN),
similar to those implemented in field programmable gate arrays (FPGAs). The proposed in-
terface can interconnect multiple nodes in a FPIN. With that interface, the interconnection
network imitates the behaviour of open-drain (or open-collector) buses (e.g., those following
the I2C protocol). Thus, multiple open-drain I/Os from external integrated circuits (ICs) can
be connected together through the FPIN by the proposed interface circuit. The interface that
has been fabricated in a 0.13µm CMOS technology takes 65 µm× 22µm per pin. Test results
show that several instances of this interface can be interconnected through the proposed inter-
connect topology. We implemented and tested the topology combining six open-drain I/Os.
The interconnect has propagation delays of approximately 0.26·n+51ns and 0.26·n+94ns for
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rising and falling edge transitions respectively, when each pin has a capacitance of 15 pF,
where n is the number of interconnected interfaces. These delays and the propagation delays
of the FPIN limit the maximum number of interface circuits that can be interconnected for
a given communication speed (I2C Fast-mode Plus with 3.4Mbit/s).
Keywords
FPGA, active reconfigurable platform, wafer scale integration (WSI), I2C bus, open collector
bus, bi-directional bus.
5.1 Introduction
Field programmable interconnection networks (FPINs) are the backbone of field program-
mable gate arrays (FPGAs), prototyping platforms [5–7,76], and Network-on-Chip architec-
tures [8]. Most hardware functions can be emulated in FPGAs by re-programming their
embedded FPIN [77,78]. Hardware systems used for logic emulation can enhance their capa-
bility and performance by having multiple FPGAs connected together [10]. Fig. 5.1 illustrates
an example where an FPIN provides programmable interconnections between endpoints (I/O
or configurable logic blocks) in an FPGA.
An active reconfigurable platform was proposed in [1]. It is intended to be an alternative
to PCBs for providing interconnections among multiple integrated circuits (ICs) for testing
and prototyping of an electronic system. This active reconfigurable platform can be seen
as an active silicon interposer with an interconnection network that can be dynamically
configured like an FPGA. The active reconfigurable platform has an uni-directional switch
box based FPIN that can be programmed by the user to interconnect the component ICs.
It is primarily designed to provide digital interconnection between component ICs randomly
and manually deposited on its active surface. However, this platform cannot support open-
drain bi-directional buses where the direction is embedded in the protocol, as found in the
I2C protocol and its derivatives [13–16].
Open-drain connections have the unique ability to simultaneously support multiple drivers on
a single physical node. Unlike CMOS driver logic, there is no possibility of undefined state in
open-drain connections. Indeed, no matter how many I/Os are connected to the bus, if only
one of them outputs a LOW on the bus, the bus will become LOW. Open-drain connections
are not advantageously used internally in ICs, due to their static power dissipation and
relatively low speed. However, they are commonly used to interconnect several ICs, because
they usually require fewer IC pins for serial communications between ICs. Multi-master bi-
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Figure 5.1 Generic model of an FPIN in an FPGA.
directional buses cannot be implemented by CMOS drivers, because having multiple CMOS
drivers driving a single physical node can give rise to undefined voltage levels on the bus.
By contrast, multi-master bi-directional buses can be realized by open-drain connections,
e.g. I2C and its derivatives [15,16]. This work was motivated by the observation that FPINs
based on uni-directional switch boxes cannot support open-drain bi-directional connections.
This paper presents an interface for FPINs to support protocols that demand open-drain
(or open-collector) connections. The proposed interface can link multiple external signals
through the FPIN, while imitating the behaviour of open-drain (or open-collector) connec-
tions. That interface allows connecting together arbitrarily large number of pins, subject to
delay limitations. To the best of our knowledge, no comparable interface circuit mimicking
the behaviour of an open-drain connection has been reported in the literature. The closest
existing circuits that we found are the P82B96 [23] and PCA9600 [24], two commercial I2C
bus extension buffers. Even though these circuits are not equivalent to the proposed interface,
they have some similarity in their use of double interpretation voltage levels below 0.3VDD
to avoid a state-latching phenomenon (explained in Sec. 5.3.2).
Sec. 5.2 provides some background on an FPIN-based active reconfigurable platform and
open-drain buses. Sec. 5.3 describes the proposed interface and presents a delay model that
can be used to design the interface unit according to communication speed specifications.
Sec. 5.4 presents measurement results from a test-chip that was implemented. Finally, Sec. 5.5
concludes the work by summarizing our main contributions and key observations.
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5.2 Background
5.2.1 Active Reconfigurable Platform [1]
The core of the active reconfigurable platform is a wafer scale IC upon which component ICs
are to be deposited. The surface of the wafer scale IC has a dense array of very fine (tens
of microns) conducting pads acting as configurable I/Os (CIOs), as shown in Fig. 5.2. An
FPIN is embedded in the wafer scale IC. The FPIN can be configured, similar to an FPGA,
to connect any two CIOs. User specified ICs are to have physical contacts with the CIO and
communicate through the embedded FPIN. Each CIO has its own configurable I/O buffers.
If a CIO is to operate as an input, then the respective CIO is configured as an input and
this buffer receives the signal from a source IC and propagates it through the FPIN to the
destination CIO. The destination CIO’s I/O buffer is configured as an output buffer and it
propagates the signal to the corresponding destination IC.
5.2.2 Open-drain Connection Based Communication
The I2C protocol is a popular communication standard. It is a bi-directional multi-master
serial bus developed by NXP Semiconductors (formerly Philips Semiconductors). It uses open-
drain connections. I2C is used in various control architectures such as the SystemManagement
Bus (SMBus), the Power Management Bus (PMBus), the Intelligent Platform Management
Interface (IPMI), the Display Data Channel (DDC) and the Advanced Telecom Computing
Architecture (ATCA) [13–16].
I2C uses two bi-directional open-drain (or open-collector) lines named Serial Data Line (SDA)
and Serial Clock Line (SCL), shown in Fig. 5.3. SDAs and SCLs of all components are
respectively connected together. Both lines have external pull-up resistors. The I2C protocol
has no explicit signal to specify the direction of data transfer in the bus. Rather, there
are some rules embedded in the protocol, like clock synchronization, arbitration and clock
stretching [14] by which all the ICs connected to a bus determine when they are supposed
to write into the bus, read from the bus or stay idle. All those rules are based on the “wired-
AND” property of open-drain connections.
5.3 Proposed Architecture of the Bi-Directional Interface
An open-drain bi-directional interface unit is proposed here by the authors. It is designed to
meet the following criteria:
— Be compatible to an uni-directional switchbox based FPIN. Minimizes modifications
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Figure 5.3 Example of an I2C-bus configuration.
to an existing FPIN, i.e. the interface circuit should be integrated at the I/Os of the
FPIN ;
— Imitate the behaviour of a single metal line for open-drain (or open-collector) connec-
tion where the direction of the signal is automatically detected ;
— Allows interconnecting several open-drain I/Os together. Each interface unit has an
input and an output through which several interface units can be interconnected in a
pre-defined interconnection topology.
A bi-directional interface based on a star topology was previously proposed by the authors
[69]. In that topology, each interface unit directly communicates with all the others. This leads
to the simplest design when a small number of pins need to be connected. Direct connections
also minimize delays. However, the star topology has an interconnection complexity of Θ(n2)
for n interface units. For instance, the case where five interface units are interconnected in a
star topology is shown in Fig. 5.4(a). It shows that each interface unit is directly connected
with the other four. In the case of the active reconfigurable platform [1], these connections
are done through the FPIN. In this platform, the logic connected to a pin can receive at
most 24 incoming signals through the FPIN, implying that at most 25 interface units can be
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interconnected together.
As an Θ(n2) complexity gets very expensive when n grows, and to overcome the limit on the
value of n due to the fan-in of the unit cells, a topology with an Θ(n) complexity was develo-
ped and is reported in the rest of this paper. That new interconnection topology is structured
as a ring, as shown inFig. 5.4(b). Mimicking the behaviour of open-drain (or open-collector)
connection through a digital FPIN may lead to a state-latching phenomenon. This can be
explained by a minimal example of two interface circuits defining a minimal solution propo-
sed in Sec. 6.3.2& 5.3.2. That minimal solution was enhanced and adapted to a star topology
by the authors in [69]. In this paper, the minimal solution described in Sec. 6.3.2& 5.3.2 is
enhanced and adapted to the ring interconnection topology in Sec. 5.3.3& 5.3.4.
5.3.1 Working Principle of the Bi-Directional Interface
When a group of open-drain drivers (ODDs) are to be interconnected by a FPIN, instead
of being physically connected by a wire, each ODD output has physical connection with
the BDIO node of only one interface unit. BDIO denotes the physical node that acts as
the bi-directional input and output node of the interface unit. Thus, each interface must be
able to sense the voltage on the respective ODD, in order to interpret the information it
conveys and send it to the other interface units through the FPIN. A tentative schematic of
the interface unit is shown in Fig. 5.5(a). Instead of a pull-up resistor (used in I2C [14]), a
pull-up pMOS is used (VBIAS is a biasing voltage that enables the pull-up pMOS). As will be
shown, when such interface units are interconnected through a FPIN, the resulting group of
I/Os can emulate an open-drain bus if the LOW Detector and ODD LOW Decoder modules
are suitably designed.
In order to understand the rationale of how the proposed circuit operates, let us first consi-
der the case where only two such interface units are connected through a FPIN, as shown
in Fig. 5.5(b). In that case, each interface unit’s ODD LOW Decoder receives signals from
the other interface unit through the FPIN to determine whether the other interface unit´s
ODD is outputting a LOW. The LOW Detector module detects the voltage level at its own
BDIO node and sends that information to the other interface unit. When there are only two
interconnected interface units, a “NOT-gate” can serve the purpose of ODD LOW Decoder
and a simple digital buffer can serve as a LOW Detector. When none of the ODD outputs
LOW, voltage levels of both BDIOs are held at VDD by their respective pull up pMOS. Thus,
both BDIOs send HIGH to each other and the respective internal pull-down nMOS remain
OFF, in which case the BDIOs continue to be held at VDD.
Standard I2C drivers can sink several mili-amperes (Table 5.1). The pull-up pMOS (MPU in
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Figure 5.4 Each circle represents an interface unit circuit.
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Fig. 5.5(a)) is sized so that the pull-up current is less (approximately one-third) than the
pull-down current of standard open-drain drivers (e.g. the I2C protocol and its derivatives).
Thus, when one of the ODD outputs a LOW, the corresponding BDIO becomes LOW. Let
us assume ODD1 outputs LOW in Fig. 5.5(b) and BDIO1 is made LOW. It is also assumed
that ODD2 is not outputting a LOW. Since BDIO1 is LOW, LOW logic value will be sent
through the FPIN to Interface Unit-2. That LOW is made HIGH by the NOT-gate that
turns ON the internal pull-down nMOS of Interface Unit-2. Thus, BDIO2 is made LOW,
even though ODD2 is not driving it LOW. The opposite would have happened if instead of
ODD1, ODD2 outputs LOW.
5.3.2 State-Latching Phenomenon
The bi-directional interface shown in Fig. 5.4 and the minimal circuit example in Fig. 5.5
suffer from a state-latching problem. Indeed, when BDIO2 becomes LOW, it will also send
a LOW signal through the FPIN to Interface Unit-1, and the internal pull-down nMOS of
Interface Unit-1 will also turn ON. Thus, when ODD1 turns OFF, the voltage level of BDIO1
will be held LOW by the internal pull-down nMOS of Interface Unit-1 and will not be pulled
up to VDD.
The approach taken to solve that latching problem in [69] was to break the latching loop.
This was done by defining two distinct voltage levels for the LOW logic value on the BDIOs
(Table 5.2). In the I2C protocol, VIL (the allowed maximum voltage level to represent a LOW
logic value) is 0.3×VDD [14]. At this point, we introduce two reference voltages, named VREF1
and VREF2, both of which are below 0.3×VDD (these two voltages will be generated by a
resistor-divider elaborated in Fig. 5.10). When the BDIO is pulled down by an ODD, the
voltage level is pulled down to a value that is below VREF1. The pull-down nMOS (and pull-
up pMOS) is designed in such a way that when it pulls the BDIO down, the voltage level is
pulled down to a value of VREF2 that is above VREF1.
In that case, a comparator circuit such as the one proposed in Fig. 5.5(c) can have different
logical interpretations between a LOW logic value driven by an ODD and the one driven by
the internal pull-down nMOS. However, a standard bi-directional bus would interpret both
voltages as a LOW logic value, i.e. VREF1 < VREF2 < VIL. This allows breaking the “logical
loop” that would otherwise result from the circuit in Fig. 5.5(b). The desired functionality
is obtained with a differential pair (M1,2,5,6,9), shown in Fig. 5.5(c). The second differential
(M3,4,7,8,10) pair is used only for amplification and level shifting purpose to make the whole
circuit robust against process variations. When the voltage at the BDIO is below VREF1
(VREF1 can be considered as the tripping voltage of the differential pair), the LOW Detector
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Table 5.1 Pull-down current of open-drain buses.
Bus Sink current (mA) Conndition
I2C
Standard-mode 3 [14]
VOL = 0.4V
Fast-mode 3 [14]
Fast-mode Plus 20 [14]
SMBus 4 [16]
Table 5.2 Different states with respect to the voltage level of the BDIO node.
Logic State Voltage level
LOW ODD LOW VBDIO< VREF1Other ODD
LOW VREF1 <VBDIO< VREF2
HIGH All ODD OFF VREF2 <VBDIO
will send LOW, else it will send HIGH to other interface units.
Let us reconsider the circuit of Fig. 5.5(b) where the circuit of Fig. 5.5(c) is used as LOW
Detector. Assuming ODD1 outputs LOW to BDIO1, the voltage of BDIO1 drops below VREF1
and Interface Unit-1 sends a LOW signal to the ODD LOW Decoder of Interface Unit-2
through the FPIN. As a result, the internal pull-down nMOS of Interface Unit-2 is turned
ON and the voltage level of BDIO2 is pulled down to VREF2 that is interpreted as LOW by
ODD2. However, since that voltage level is not below VREF1, Interface Unit-2 does not send
LOW to Interface Unit-1 and the internal pull-down driver of Interface Unit-1 does not turn
ON. Subsequently, when ODD1 releases BDIO1, the voltage level of BDIO1 will be pulled up
to VDD without any unambiguity, and the state-latching phenomenon is avoided. Thus, the
two interconnected interface units imitate the behaviour of an open-drain bus, even though
internally the BDIOs are loop-connected through the FPIN but not by any direct metal line.
5.3.3 The Ring-Interconnection Network of the Bi-Directional Interface
Similar to the minimal example in Sec. 6.3.2& 5.3.2, each interface unit in a ring (Fig. 5.4(b))
can be in one of three conditions (see Table 5.2) depending whether:
1. the ODD directly connected to the interface drives LOW ;
2. another ODD connected to an interface that is part of the same network drives LOW;
3. none of the ODD drives its interface LOW.
Thus, the same LOW Detector module of Fig. 5.5(c) can be used to differentiate between
a LOW logic value driven by a ODD and the one driven by the internal pull-down nMOS
48
FPIN
O
2
I 2
O
1
I 1 B
D
IO
O
D
DIU
1O
2
I2
O
1
I1BD
IO
O
D
D
IU
4
O2I2
O1I1
BDIO
ODD
IU5
O2
I2
O1
I1BD
IO
OD
D
IU3 O2
I2
O
1
I1
BDIO
ODD
IU2
(a) First step.
FPIN
O
2
I 2
O
1
I 1 B
D
IO
O
D
DIU
1O
2
I2
O
1
I1BD
IO
O
D
D
IU
4
O2I2
O1I1
BDIO
ODD
IU5
O2
I2
O1
I1BD
IO
OD
D
IU3 O2
I2
O
1
I1
BDIO
ODD
IU2
(b) Second step.
FPIN
O
2
I 2
O
1
I 1 BD
IO
OD
D
IU
1O
2
I2
O
1
I1BDIOODD
IU5
O2I2
O1I1
BDIO
MU
O2 I2
O1 I1
BDIO
ODD
IU3
O
2
I2
O
1
I1
BDIO
ODD
IU2
O
2
I 2
O
1
I 1
BD
IOO
DD
IU
4
‘1’
‘1’
(c) The pseudo-ring interconnection to-
pology.
Figure 5.6 Development of pseudo-ring interconnection topology. Each circle represents an
interface unit circuit and is labelled IU#.
in each interface unit. However, in a ring-interconnected topology, each interface unit can
communicate with only one other interface unit if implemented as shown in Fig. 5.5. Hence,
the ODD LOW Decoder module has to be enhanced to communicate these three conditions
to the next interface unit in a ring. Considering the three conditions that each interface must
support and communicate, at least two bits of information must be communicated in a digital
implementation to unambiguously differentiate between the three possible conditions.
A consideration that influences the solution proposed next is the fact that the prototyping
platform [1] for which this is elaborated offers a very large number of configurable digital
interconnects. A possible first-step toward a feasible ring-structure solution is to establish
two separate rings, as shown Fig. 5.6(a). For clarity, each interface unit participating in an
emulated bidirectional bus is labelled as IU#. In the proposed design, a first ring (dashed
ring) could communicate whether one or more of the ODDs are outputting a LOW, while
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the second ring (solid ring) would act upon the information broadcasted by the first ring,
to propagate an internal pull-down driver activation signal accordingly. As the two rings
constitute closed loops, if any ODD connected to an interface unit (Fig. 5.6(a)) outputs a
LOW, assuming that all interface units are exactly the same, that information would be sent
to the subsequent interface units and it would indefinitely ‘circulate’ through the two rings.
This would give rise to a state-latching phenomenon conceptually similar to the one described
in Sec. 5.3.2.
A possible second-step toward a practical solution is to break the two rings, as shown in
Fig. 5.6(b), to prevent this unwanted endless ‘circulation’. Since the second ring is to act upon
the information propagated by the first ring, the two broken rings must be connected together.
That role is played by an additional interface unit, called the Master unit (labelled MU in
Fig. 5.6(c)). The resulting topology, shown in Fig. 5.6(c), is called a pseudo-ring. Assuming
suitable logic and interfacing circuits can be elaborated, this solution, first proposed here,
would offer Θ(n) interconnection complexity, and Θ(1) ODD LOW-Decoder complexity. In
this topology, each interface unit, with the exception of the MU, is connected to an external
ODD through the corresponding BDIO.
The target prototyping platform is a completely regular structure, thus our objective was to
come up, if possible, with a design where the MU could be derived by configuring differently
the same logic as in the other IUs. This was found possible if as in Fig. 5.6(c), IU1 and MU
receive a predetermined logic value at their I1 and I2 input respectively. The dashed ring path
passing through the I1 and O1 terminals of all interface units, from IU1 to MU, propagates
the information whether one or more ODD are outputting a LOW to their respective BDIO.
The solid path passing through I2 and O2 form a signal path propagating from MU to IU5 in
Fig. 5.6(c). The I2-O2 path propagates the internal pull-down driver activation signal. MU
acts as a bridge between these two signal paths. Each interface unit has an internal bit (called
I3) that becomes LOW when the voltage level at the respective BDIO drops below VREF_1.
The voltage level drops below VREF_1 if and only if the external ODD pulls it down, while it
drops to VREF_2 if the internal driver pulls it down.
The logical relations between these binary variables in each interface unit are,
O1 = I3 · I1 and O2 = I1 · I2 (5.1)
Applying Eq. 5.1 to Fig. 5.6(c), we get the logical signal flow diagram of Fig. 5.7(a). From
Fig. 5.7(a), we get for any 1 ≤ n ≤ 5 (subscript i, j denotes the variable belonging to IUj,
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Figure 5.7 Logical signal flow diagram. Low Detector module of each interface unit (IU#) is
labelled LD. Each BDIO node belongs to the respective interface unit (IU) and represents
distinct physical nodes.
and MU denotes the variable belonging to module MU),
O1,n = I3,1 · I3,2 . . . I3,n−1 · I3,n (5.2)
Thus, it can be seen that I1,MU (= O1,5 in Fig. 5.7(a)) is the equivalent “wired-AND” logic
implementation of an open-drain connection. Applying Eq. 5.1 to Fig. 5.7(a), we get,
O2,n = I1,n · I2,n = O1,n− 1 ·O2,n− 1
= O1,n− 1 · (O1,n− 2 ·O2,n− 2)
· · · · · · · · · · · · · · ·
= (O1,n− 1 ·O1,n− 2 · · ·O1,1) · I2,1
= I3,1 · I3,2 · · · · · ·I3,4 · I3,5 (From Eq. 5.2) (5.3)
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Thus, the I2-O2 path propagates the “wired-AND” logic value to all interface units and O2
can be used to activate/deactivate their respective internal pull-down drivers. Eq. 5.3 also
proves that when all the ODDs output a HIGH logic value to their respective BDIOs by
releasing the BDIO nodes, the I2-O2 path will unequivocally begin to propagate a HIGH
logic value and hence the aforementioned state-latching phenomenon is prevented.
The I2-O2 path propagates the accumulated AND of all I3 and hence the AND operation of I1
along the I2-O2 path does not change the logical value that propagates along the I2-O2 path
(Eq. 5.3). Thus, using a digital buffer in the I2-O2 path would have sufficed. However, the
interface unit has been developed to be integrated in each unit cell of the active reconfigurable
platform [1]. Remarkably, the same cell can also be used as the Master unit (MU in Fig. 5.7)
when necessary by utilizing an unused interface unit from an unused unit cell. Hence, instead
of a digital buffer, an AND-gate was used in the I2-O2 path. At first glance, using MU may
seem redundant, because we could have connected O1,5 to I2,1 directly. However, using a
Master unit (MU) gives us the ability to interconnect two such networks. This allows halving
the worst-case propagation delays (analysis elaborated in Sec. 5.3.4).
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Figure 5.8 Logical signal flow diagram of dual-queue interconnection topology. Two individual queue network are joined together.
Each queue network have five interface units. Four interface units (labelled IU#) are connected to external ODD and one Master
unit (labelled MU). Low Detector module of each interface unit (IU#) is labelled as LD.
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5.3.4 Queue and Dual-Queue Interconnection Topologies
The previous design outlined in Fig. 5.6(c) achieves the desired Θ(n) interconnect complexity.
But the signal goes around the loop twice. This section calculates the propagation path
length and hence, shows how the corresponding delay can be halved. Indeed, according to
Eq. 5.3, the AND operation of I1 along the I2-O2 path does not change the logical value
that propagates along that path. The functionality would thus be preserved if the direction
of signal propagation on the I2-O2 path is reversed clockwise as shown in Fig. 5.7(b). If the
ring-like structure of Fig. 5.7(b) is ‘unrolled’, it becomes a queue, as shown in Fig. 5.7(c).
This organization is called the queue interconnection topology. Similar to the pseudo-ring
topology, whenever one or more ODD outputs a LOW, that LOW propagates through the
I1-O1 path and MU passes that LOW to the I2-O2 path.
The unused I2 of MU can also be used to propagate a LOW to the I2-O2 path from the
I1-O1 path of another queue network to activate the internal pull-down drivers. Hence, the
unused I2 and O1 of MU in a queue network can be used to connect two individual queue
networks together, as shown in Fig. 5.8. If one or more ODD of Queue Network-1 outputs
a LOW, that LOW will propagate through the I1-O1 path of the Queue Network-1 and will
then pass through MU1 to the I2-O2 path of Queue Network-1 and I2-O2 path of Queue
Network-2. Similarly, if one or more ODD of Queue Network-2 outputs a LOW, that LOW
will propagate through the I1-O1 path of Queue Network-2 and will pass through MU2 to
the I2-O2 path of Queue Network-2 and then to the I2-O2 path of Queue Network-1. Thus,
two individual I1-O1-I2-O2 signal paths are established by MU1 and MU2 that propagate
LOW and HIGH to each other when necessary and hence, imitates the “wired-AND” logic
of open-drain connection.
In a queue interconnection topology, the signal propagates through the entire length of I1-O1
and I2-O2 path (thick grey line in Fig. 5.7(c)). By contrast, in the dual-queue interconnection
topology, interface units are divided equally in two groups. In this case, the signal propagates
through the individual I1-O1 and I2-O2 paths only (solid and dotted thick grey lines in
Fig. 5.8). After reaching MU1 in Fig. 5.8, the signal propagates simultaneously along the I2-
O2 path of Queue Network-1 (dotted line) and the I2-O2 path of Queue Network-2 (solid
line). Thus, the worst case propagation delay in halved in the dual-queue interconnection
topology.
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5.3.5 Proposed Bi-Directional Interface
Based on previous proposals, considerations and discussions, it is now possible to propose an
implementation for a bi-directional interface that can interconnect several bi-directional open-
drain I/Os in pseudo-ring, queue or dual-queue topology through a FPIN. The schematic of
the interface unit is shown in Fig. 5.9.
According to Eq. 5.3, O2 (or O2) propagates the “wired-AND” logic value. Hence, O2 is used
to activate/deactivate the Unity-gain Buffer in Fig. 5.9. In fact, O2 is used because the
Unity-gain Buffer is activated when a HIGH value is applied as BUFFEN. Upon activation,
the Unity-gain Buffer propagates VREF2 to the BDIO node. When deactivated, the Unity-
gain Buffer in Fig. 5.9 outputs 3.3V by a pull-up pMOS to the BDIO node and hence, the
Unity-gain Buffer is acting as the internal pull-down driver as well as the pull-up pMOS.
When the external ODD outputs a LOW, the voltage at the BDIO falls below VREF1 and I3
is made LOW by the LOW Detector. ODD LOW Decoder represents the logical behaviour
among I1, I2, I3, O1, and O2 of the interface units shown in Fig. 5.7, 5.8, 5.9. Hence, the
interface unit of Fig. 5.9 can be interconnected in the pseudo-ring, queue or dual-queue
interconnection topologies and will imitate the “wired-AND” logic of open-drain buses.
5.3.6 Propagation Delay of Dual-Queue Interconnection Topology
A propagation delay model is developed for the dual-queue topology in this sub-section.
Only this topology is analyzed because it has the lowest (best) propagation delay. Similarly,
delay models can be developed for the pseudo-ring and queue topology. At this point, we
establish a notation system to denote delays and rise/fall times associated with various
circuit components or path segments in the entire propagation path. τ is used to denote
various delays and t is used to denote rise/fall times. Subscripts have two indices. The first
index denotes the logic value to which the delay corresponds. The second index denotes the
interface unit or path segments to which the delay or rise/fall time belongs to. For example,
the worst-case propagation delay for LOW and HIGH logic value is denoted by τL,wc and
τH,wc respectively.
The worst-case signal propagation path of the dual-queue network is shown by the solid thick
grey line in Fig. 5.8. The path begins at IU1 and ends at IU8 (IUn in general). The worst-case
propagation delay can be divided in three delay segments:
1. The first delay segment is associated with the interface unit (IU1) to detect the voltage
transition at the BDIO node and encode that information to be sent to other interface
units. It is called the detection delay (τL,det or τH,det).
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Table 5.3 Delays and rise/fall times of the interface circuit.
Signal
propagation
path
HIGH
logic
value
LOW
logic
value
Propagation delay of
ODD LOW Decoder
I1 ⇒ O1 τ I1⇒O1H τ I1⇒O1L
I3 ⇒ O1 τ I3⇒O1H τ I3⇒O1L
I1 ⇒ O2 τ I1⇒O2H τ I1⇒O2L
I2 ⇒ O2 τ I2⇒O2H τ I2⇒O2L
Propagation delay of
LOW Detector Delay BDIO ⇒ I3 τ
BDIO⇒I3
H τ
BDIO⇒I3
L
Rise-time (tr) and
fall-time (tf) of the internal
pull-down driver
O2 ⇒ BDIO tO2⇒BDIOr tO2⇒BDIOf
Fall-time of the ODD
or I2C driver
ODD ⇒ BDIO N/A tODD⇒BDIOf
Propagation delay
through FPIN O1,2 ⇒ I1,2 τL,FPIN
2. The second delay segment is associated with the transmission of that encoded infor-
mation through I1-O1-I2-O2 path. It is called the transmission delay (τL,tr or τH,tr)
3. The third delay segment is associated with the decoding of that information and
subsequent activation of the internal pull-down driver of IU8. It is called the activation
delay (τL,act or τH,act).
Thus worst case propagation delays for the dual queue topology can be expressed as,
τL,wc = τL,det + τL,tr + τL,act (5.4a)
τH,wc = τH,det + τH,tr + τH,act (5.4b)
56
Each of the aforementioned three delay segments consists of one or multiple circuit component
delays. For example, when ODD is activated, it takes some time to bring down the voltage
level from HIGH to LOW. Subsequently, the LOW Detector (LD in Fig. 5.8) will require
some time to detect the LOW logic value at the BDIO node and produce a LOW logic value
at I3. After that, the LOW logic value propagates through the I1-O1-I2-O2 path. This path
consists of AND-gates of ODD LOW Decoders. All these AND-gate delays are categorized
in Table 5.3. The definition of these delays will be gradually introduced in the following
explanation. At this point, we introduce the signal propagation path as superscript in the
delay term to denote the component to which the delay term belongs to. For example, τ I1⇒O1L,IU2
denotes the LOW logic value propagation delay of the AND-gate from I1 to O1 in IU2. Since
Table 5.3 categorizes the various circuit component delays, the second index in the subscript
of the delay or rise/fall time is kept empty.
LOW Logic Propagation Delay
The worst-case propagation path for LOW logic value begins from the ODD connected to
IU1. The first delay is the time (tODD⇒BDIOf ) required by the ODD to bring the voltage level
from HIGH to LOW at the BDIO node of IU1. tODD⇒BDIOf is defined as the time required by
the ODD to bring the voltage level of the BDIO node from VDD to VREF_1. Then the LOW
Detector (LD in Fig. 5.10) of IU1 will require some time (τBDIO⇒I3L ) to detect the LOW logic
value at the BDIO node and produce a LOW logic value at I3. τBDIO⇒I3L is measured only
between the crossing of VREF1 by the voltage of BDIO node and the HIGH-to-LOW transition
in I3 because VDD to VREF1 transition depends on the ODD (external I2C driver). Then the
LOW logic value will propagate through the AND-gate of IU1 from I3 to O1. Together, these
three delays constitute τL,det.
τL,det = tODD⇒BDIOf,IU1 + τBDIO⇒I3L,IU1 + τ I3⇒O1L,IU1 (5.5)
Then the LOW logic value begins to propagate from IU1 along the I1-O1 signal path through
FPIN to MU1, then to MU2, and then along the I2-O2 signal path through the FPIN to IUn
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(IU8 in Fig. 5.8). These delays constitute the worst case transmission delay (τL,tr). Thus,
τL,tr =
n
2∑
k=2
τ I1⇒O1L,IUk + τ I1⇒O1L,MU1 + τ I2⇒O2L,MU2
+
n∑
k=n2+1
τ I2⇒O2L,IUk +
∑
τL,FPIN (5.6)
Finally, after the LOW logic value reaches IU8, the internal pull-down driver of IU8 is activa-
ted and it requires some time to bring the voltage level of the corresponding BDIO node from
VDD to VREF2. tO2⇒BDIOf in Table 5.3 is defined as the time needed by the internal pull-down
driver to bring the voltage level of the BDIO node from VDD to 0.3×VDD. Thus,
τL,act = tO2⇒BDIOf,IUn (5.7)
HIGH Logic Propagation Delay
The worst-case propagation path for HIGH logic value is the same as for the LOW logic
value. The propagation begins with the deactivation of the ODD connected to IU1. However,
in this case, the voltage of the BDIO node does not have to rise from LOW to HIGH for the
LOW Detector to detect it. In fact, the voltage level of the BDIO node is required to rise
from ≈0V to VREF_1 (approximately 10% of VDD) for the LOW Detector to begin to detect.
Hence, τBDIO⇒I3H in Table 5.3 is defined to include that rise time and the delay of the LOW
Detector itself. τBDIO⇒I3H is the delay between the deactivation of the ODD (external I2C
driver) and the corresponding LOW-to-HIGH transition of I3. Then the HIGH logic value
propagates through the AND-gate of IU1 from I3 to O1. Together, these two delays constitute
τH,det.
τH,det = τBDIO⇒I3H,IU1 + τ I3⇒O1H,IU1 (5.8)
Similar to τL,tr, the HIGH logic value propagates from IU1 along I1-O1 signal path through
FPIN to MU1, then to MU2, and then along I2-O2 signal path through FPIN to IUn (IU8
in Fig. 5.8). These delays constitute the worst case transmission delay (τH,tr). Thus,
τH,tr =
n
2∑
k=2
τ I1⇒O1H,IUk + τ I1⇒O1H,MU1 + τ I2⇒O2H,MU2
+
n∑
k=n2+1
τ I2⇒O2H,IUk +
∑
τH,FPIN (5.9)
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Finally, after the HIGH logic value reaches IUn, the internal pull-down driver of IU8 is
deactivated and it requires some time to bring the voltage level of the corresponding BDIO
node from VREF2 to VDD. tO2⇒BDIOr is defined as the time needed by the internal pull-up
pMOS driver to bring the voltage level of the BDIO node from VREF2 to 0.7×VDD. Thus,
τH,act = tO2⇒BDIOr,IUn (5.10)
5.3.7 Maximun Number of Interface Units in a Dual-Queue Interconnection
Topology
In principle, an arbitrarily large number of interface units can be interconnected by the dual-
queue topology. In practice, the maximum number is limited by the worst-case propagation
delays of the LOW/HIGH logic value and the required communication speed of the suppor-
ted open-drain protocol. The worst-case propagation delays of the LOW and HIGH logic
value are equivalent to the fall and rise time respectively of the target communication speed
specification. From Eq. (5.4a, 5.5-5.7), the worst-case propagation delay of the LOW logic
value in the dual-queue network includes the fall-time of two BDIO nodes (tODD⇒BDIOf,IU1 in
τL,det and tO2⇒BDIOf,IUn in τL,act). From Eq. (5.4b, 5.8-5.10), the worst-case propagation delay of
a HIGH logic value in the dual-queue network includes the rise-time of only one BDIO node
(tO2⇒BDIOr,IUn in τH,act). Thus, Eq. (5.4a) represents the critical path that puts a practical limit
on the maximum BDIO node capacitance and the maximum number of interface units that
can be interconnected with the dual-queue topology to support a required communication
speed.
All I/Os are physically connected together in a conventional I2C communication, thus the
total bus capacitance is the summation of all I/O capacitances and interconnecting wires.
It results in a value that can get fairly large. According to I2C specifications (Fast-mode
Plus), a standard value of the bus capacitance is 400-550 pF and the maximum fall-time
is 120 ns [14]. However, when interconnected through the proposed bi-directional interface,
each I2C driver is to be directly connected to the BDIO node of only one interface unit,
as shown in Fig. 5.8. Hence, standard I2C drivers can achieve a shorter rise/fall times. For
example, if the loading capacitance of the BDIO node is one-fifth of the standard I2C bus
capacitance, then standard I2C drivers (ODD) would achieve one-fifth of their normal I2C
fall-time. Similarly, the internal pull-down driver, if designed according to the I2C standard,
can also achieve a fall time that is a fraction of the I2C fall-time. Thus, with proper design,
both τL,det and τL,act can be made equal to a pre-determined fraction of a normal fall time.
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Figure 5.10 Detailed transistor-level schematic of the bi-directional interface unit and micro-
photograph of the die.
τL,det and τL,act represent a deterministic amount of delay because those depend only on IU1
and IUn respectively. However, τL,tr accumulates as the number of interconnected interface
units increases. Thus, components associated with τL,det and τL,act can be designed so that
τL,det and τL,act consume a deterministic fraction of the I2C fall-time for any given communi-
cation speed. Thus, τL,tr could consume the remaining ‘unused’ part of I2C fall-time. Timing
constraints will thus impose limits on the number of ODDs that could be interconnected by
a set of interface units connected using the dual-queue topology that would maintain the
worst-case propagation delay to be less than or equal to the maximum fall-time of a regular
I2C connection.
Of course, a smaller loading capacitance of the BDIO node or stronger internal drivers would
result in smaller rise/fall times. It would leave more headroom for τL,tr or τH,tr. Thus, larger
number of ODDs could be interconnected by the interface units with the dual-queue topology
while meeting a given communication speed.
5.4 Prototype Test-Chip and Measurement Results
The interface unit was designed to be compatible to the prototyping platform of [1]. The
platform used thick-oxide I/O FETs for the configurable I/O so that it can support ICs
operating on a wide range of power supply voltages. However, the embedded FPIN is to be
implemented with thin-oxide FETs (operating on a lower power supply) to leverage their
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high speed.
5.4.1 Design Specification of the Bi-directional Interface
A detailed transistor level schematic of the interface unit is shown in Fig. 5.10. The LOW
Detector has physical connection with the configurable I/O (BDIO node) and hence was
designed with thick-oxide 3.3V I/O FETs, as shown in Fig. 5.10. I3A and I3A are 3.3V logic
signals. If the voltage level of the BDIO node falls below VREF1, I3A and I3A become LOW
and HIGH respectively. The interface units are to communicate among themselves through
the embedded FPIN. Thus, the logic function among I1, I2, I3, O1, and O2 were implemented
in 1.2V 2.2 nm-oxide FETs. Thus, the voltage levels of I3A and I3A were brought down to
1.2V by a down-converter (M405-408 in Fig. 5.10). I3A and I3 are logically equivalent. On the
other side, I1 and I2 are 1.2V logical signals. Thus, an up-converter (M401-404 in Fig. 5.10)
was used to convert the O2 from a 1.2V signal to a 3.3V signal that is used to activate the
Unity-gain Buffer in Fig. 5.10. The Unity-gain Buffer that has physical connection with the
I/O was designed with thick-oxide 3.3V I/O FETs. A resistor divider was used to generate
VREF1 and VREF2. Finally, the Unity-gain Buffer was used to propagate VREF2 to the BDIO
node.
Sec. 5.3.7 provides guidelines to use the delay model of Sec. 5.3.6 to design the various com-
ponents of the interface unit to support a given communication speed. The prototype bi-
directional interface was designed to support I2C Fast-mode Plus specifications (Table 5.4).
The amplifier of the Unity-gain Buffer was designed to provide a pull-down current of 0.53mA
and a pull-up current of 1.2mA for a loading capacitance of 15 pF. It can achieve a fall-time
(tO2⇒BDIOf in Table 5.3) of ≈90 ns. Since the loading capacitance of 15 pF at each node is
one-thirtieth of the standard bus loading value of 400-550 pF [14], a standard I2C Fast-mode
Plus driver can achieve a fall-time (tODD⇒BDIOf in Table 5.3) of ≈4 ns. The AND-gates of the
ODD LOW Decoders were designed to have a delay that is a fraction of a nano second in
the target CMOS technology. With these tentative values and the delay model of Sec. 5.3.6,
a few tens of such interface units can be interconnected using the dual-queue topology and
the worst-case propagation delay of such a network would be less than 120 ns. Since the in-
terface imitates the behaviour of an open-drain or open-collector bus, it can be redesigned
with different parameters (e.g. different values of Cb, IOL, VIL, VIH, τH,wc, τL,wc) for other
communication speeds.
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Table 5.4 Design specification of the bi-directional interface in the test-chip according to I2C
Fast-mode Plus protocol.
Parameter Description I2C equivalent Value Unit
VDD Power supply same 3.3 V
Cb Capacitive load foreach BDIO node a
Capacitive load of
bus line
15 pF
IOL LOW-level pull- downcurrent
same 0.53 mA
IPU Pull-up current(VOL = 0.6)
same 1.2 mA
VIL LOW-level inputvoltage
same 0.3×VDD V
VIH HIGH-level inputvoltage
same 0.7×VDD V
τH,wc
Worst-case
propagation delay of
HIGH logic value
Rise time of both
SDA and SCL signals 120 ns
τL,wc
Worst-case
propagation delay of
LOW logic value
Fall time of both
SDA and SCL signals 120 ns
a. As the test-chip is to be used to validate the concept, the BDIO node capacitance value was chosen to
include the PCB trace, oscilloscope probe and connecting wire, and pad capacitances only.
5.4.2 Delay Characterization of the Bi-directional Interface from Post-Layout
Simulation
In the test-chip, only the BDIO node of the interface units could be measured. Thus, only
the total propagation delay between two interface units could be derived from measurements.
Since every point inside the test-chip could not be measured, individual delays of the ODD
LOW Decoder and LOW Detector, as well as the rise/fall time of the Unity-gain Buffer (in-
ternal pull-down driver) and the ODD were derived from post-layout simulations. Table 5.5
summarizes the numerical values of various component delays and rise/fall times of the
interface unit based on post layout simulations. These values indicate that in a network com-
prising less than 10 interface units, the total propagation delay will be primarily dominated
by τBDIO⇒I3H , tO2⇒BDIOr , and tO2⇒BDIOf . These three delays constitute the detection delays
(τL,det or τH,det) and the activation delays (τL,act or τH,act). Various delays of the ODD LOW
Decoder module (τ I1⇒O1H , τ I1⇒O1L , τ I2⇒O2H , etc.) that constitute the transmission delay (τL,tr or
τH,tr) are almost negligible compared to the aforementioned three delays. Thus, their effect
on the total propagation delay is very small. Contributions of all these individual component
delays on the total propagation delay of HIGH/LOW logic values between two interface units
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Table 5.5 Characterization of the Interface Circuit Based on Post Layout Circuit Simulations.
Area
(µm2) 1430
Power (mA) 1
Delay of ODD LOW
Decoder (ns)
τ I1⇒O1H = 0.25 τ I1⇒O1L = 0.225
τ I3⇒O1H = 0.265 τ I3⇒O1L = 0.259
τ I1⇒O2H = 0.254 τ I1⇒O2L = 0.276
τ I2⇒O2H = 0.28 τ I2⇒O2L = 0.246
BDIO
Load
(pF)
10 15 20
Delay of LOW
Detector (ns)
τBDIO⇒I3H 21 28 35
τBDIO⇒I3L ≈2 ≈2 ≈2
Rise/fall time of Unity-gain
Buffer (ns)
tO2⇒BDIOr
16 23 30
tO2⇒BDIOf
≈62 ≈91 ≈122
Fall time of ODD (ns) a tODD⇒BDIOf ≈0.82 ≈1.14 ≈1.38
a. This delay is not a characteristics of the interface unit but of the test-bench.
will be compared with measured propagation delays from the test-chip in Sec. 5.4.4.
Replacing the right hand side of Eq. (5.4a&5.4b) with the elaborated expressions of Eq. (5.5-
5.10) gives the worst-case propagation delays of the LOW and HIGH logic values in terms of
the individual component delays and rise/fall times. Subsequently injecting the corresponding
values from Table 5.5 in Eq. (5.4a&5.4b), we get in nanosecond (ns):
τL,wc ≈ 0.26 · n+ 94 (5.11a)
τH,wc ≈ 0.26 · n+ 51 (5.11b)
when each pin (BDIO) has a load capacitance of 15 pF and n is the number of interconnected
interface units.
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Figure 5.11 Dual-queue interconnection topology with 8 interface units implemented in the
test-chip.
5.4.3 Test-chip and Test-bench Specifications
A test-chip was fabricated using IBM 0.13µm CMOS technology. A dual-queue interconnec-
ted network prototype shown in Fig. 5.11, that consists of eight interface units was fabricated
in this test-chip. A photomicrograph of that test-chip is shown in Fig. 5.10. A Tektronix
MDO4014-6 oscilloscope was used to observe the voltage waveforms. Tektronix TPP1000
passive probes were used. They introduce a 4 pF parasitic capacitance. In the test-chip, iso-
lated nMOS were fabricated to act as external ODD or I2C drivers designed to be compliant
to the I2C Fast-mode Plus specification summarized in Table 5.1. It should be noted that
these drivers are not part of the bi-directional interface units. These drivers are part of the
test bench and were added in the test-chip to facilitate the testing operation.
Measured waveform data were extracted from the oscilloscope and plotted in Fig. 5.12. They
show that the dual-queue interconnected network mimics the “wired-AND” logic of open-
drain connection. The eight interface units are called IU1 to IU6 and MU1&MU2 in Fig. 5.11.
ODD3 and ODD4 are operated as I2C drivers. CTRL1, a 1.25MHz pulse having a pulse width
of 400 ns, was applied to ODD3, shown in Fig. 5.11. CTRL2 is a similar pulse train, left-shifted
by 200 ns or 90°, that was applied to ODD4, shown in Fig. 5.11. Due to the limited number
of available test-chip pins, BDIO nodes of IU1, IU2, IU5& IU6 were not actively driven by
ODD. Those interface units could still be assumed to be connected to open-drain drivers
that never turn ON. These BDIO nodes are not loaded, but even if they were, such loading
would not affect the propagation delay of critical path (solid and dotted thick grey lines) as
apparent in Fig. 5.8.
5.4.4 Measurement results from dual-queue topology with 8 interface units
Fig. 5.12 shows three successful cycles of operation of the implemented bidirectional bus.
The cycle beginning at t= 1000 ns will be described in detail. It can be seen in Fig. 5.12 that
during the interval between 1000 and 1200 ns, when only ODD4 was activated, the internal
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Figure 5.12 Measurement result of dual-queue interconnected network (shown in Fig. 5.11)
from the test-chip.
drivers of IU3& IU1 became activated to produce a LOW logic value (VREF2 or 600mV) at
BDIO3 and BDIO1 respectively. During the interval between 1200 and 1400 ns, when both
ODD3 and ODD4 were activated, the voltage level of both BDIO3 and BDIO4 was ≈0V, and
voltage level of BDIO1 was at VREF2 that corresponds to the LOW logic value also. During
the interval between 1400 and 1600 ns, when only ODD3 remained activated, the internal
drivers of IU4& IU1 remained activated to maintain a voltage of VREF2 or 600mV at BDIO4
and BDIO1 respectively that corresponds to LOW logic values. Finally, during the interval
between 1600 and 1800 ns, when bothODD3 andODD4 were deactivated, the internal drivers
of IU3, IU4& IU1 became deactivated to produce a voltage of 3.3V at BDIO3, BDIO4 and
BDIO1 respectively that corresponds to HIGH logic values. This completes a full validation
cycle that begins to repeat at 1800 ns. Thus, the dual-queue interconnected bi-directional
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interfaces successfully mimic the “wired-AND” logic of open-drain connection.
It can be seen in Fig. 5.12 that the fall time of the nodes BDIO3 and BDIO1 are not equal.
This is due to different lengths of PCB traces and the corresponding loading capacitances.
It should be noted that even though two I2C drivers do not output LOW logic value during
normal operations, two I2C drivers can do so when they compete to take control of the bus. I2C
has an arbitration process [14] through which such contention is resolved and that arbitration
process depends on the wired-AND property of open-drain connection. The interval between
1200 and 1600 ns demonstrates the ability of the proposed interface unit to properly support
such a scenario where two I2C drivers simultaneously output a LOW logic value (1200 to
1400 ns) and subsequently one of the drivers output a HIGH logic value (1400 to 1600 ns).
The total propagation path of a LOW logic value from IU4 to IU1 through MU2 and MU1
in Fig. 5.11 is shown by the thick dashed grey line. This path demonstrates the propagation
of a LOW logic value from one individual queue (Queue Network-2) to the other queue
(Queue Network-1). Comparing various delays and rise/fall times from Table 5.5, tO2⇒BDIOf
can be seen as the largest value. From Eq. (5.4a), (5.5)-(5.7) that combines all the individual
component delays and rise/fall times associated with the propagation of a LOW logic value,
it can be deduced that tO2⇒BDIOf,IU1 would account for more than 95% of the total propagation
delay from IU4 to IU1. The voltage waveform of BDIO1 in Fig. 5.12 supports that analysis.
In Fig. 5.12 (Label-A), at t =1000 ns, after the voltage level of BDIO4 is brought down to
≈0V by ODD4, a LOW logic value propagates from IU4 through MU2 and MU1. It reaches
IU1 within a few nanoseconds, and then the internal pull-down driver of IU1 pulls down the
voltage level of the BDIO1 node to VREF2 or 600mV in ≈120 ns (Label-B).
5.5 Conclusion
This paper has presented an open-drain interface circuit that can support a bi-directional bus
structure using a field programmable interconnection network. An interconnection topology,
called dual-queue, has been proposed. The topology has an interconnection complexity of
Θ(n), where n is the number of interconnected interfaces. A delay model has been developed
for the topology. The model can be used to determine the maximum number of interface
units that can be interconnected to support a given communication speed.
The proposed interface circuit has been fabricated in a 0.13µm CMOS technology and was
successfully tested. The interconnection topology has been validated by measurements from
the test-chip. The fabricated circuit has been designed to meet the specification of the I2C
Fast-mode Plus protocol when implemented with the active reconfigurable platform of [1].
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Nevertheless, it could be integrated with any FPIN or FPGA. In principle, it can support
any open-drain bus with their respective reference voltages.
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CHAPTER 6 ARTICLE 3: AN ASYNCHRONOUS DELTA-MODULATOR
BASED A/D CONVERTER FOR AN ELECTRONIC SYSTEM
PROTOTYPING PLATFORM
Summary of the Chapter
An asynchronous Δ-modulator (ADM) has been developed by the author to provide
an ultra-compact implementation of an A-to-D converter that can support analog si-
gnal propagation through the digital network of the WaferboardTM [1]. An s-domain
model, developed by the author, of the ADM has been used to analyze its operation.
The concept of the proposed ADM has been validated by an on-silicon implementa-
tion in a 0.13 µm CMOS technology. Measurement results indicate that the proposed
ADM can support input signal bandwidth of 2MHz and achieves measured SNR,
SNDR and SFDR of 57, 47, and 54 dB respectively. A journal paper, based on the
measurement/validation results was submitted on September, 2015 in IEEE Tran-
sactions on Circuits and Systems I: Regular Papers. The submitted paper is
reproduced in this chapter.
Title : An Asynchronous Delta-Modulator Based A/D Converter for an Electro-
nic System Prototyping Platform
Wasim Hussain, Hussein Fakhoury, Patricia Desgreys, Yves Blaquière, Yvon Savaria. Sub-
mitted in IEEE Transactions on Circuits and Systems I: Regular Papers on Sep-
tember, 2015.
Abstract
This paper presents and validates a compact circuit-implementation of an asynchronous Δ-
modulator (ADM) for A/D conversion. This data converter was proposed as a means to
propagate analog signals into digital interconnection networks. A detailed analysis of the
A/D conversion mechanism of the proposed ADM circuit is presented. An analytical method
is used to analyze and evaluate the inherent oscillation frequency of the proposed ADM circuit
in terms of its circuit parameters. Due to the equivalence of the spectrum of the modulating
input signal and the low-frequency spectrum of the ADM output, a simple low-pass filter can
be used as a D/A converter to reconstruct the input analog signal. The proposed ADM was
fabricated in a 0.13µm CMOS technology. Measurement results showed SNR and SNDR of 57
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and 47 dB respectively for an input bandwidth of 2MHz. The ADM occupies 45 µm× 22 µm
active area. The entire A/D and D/A converter-pair consumes 0.15mA from a 3.3V supply
and occupies 45 µm× 46 µm area. Compared to other similar A/D converters, the proposed
ADM supports moderate signal bandwidth and medium-resolution, while occupying very
small area.
Keywords
A/D and D/A conversion, asynchronous Δ-modulator, programmable silicon interposer.
6.1 Introduction
Asynchronous ΣΔmodulators (ASDMs) and asynchronous Δ-modulators (ADMs) can
convert continuous-time analog input signals into continuous-time discrete-valued output
signals. ASDMs or ADMs are asynchronous because they do not have any sampling opera-
tion. ADM implementations in scaled CMOS processes have not been reported in the recent
literature. Some ASDM implementations have been reported and analyzed in the recent
literature [2, 30, 31, 64]. ASDMs encode the amplitude of the input signal into the pulse-
width of the output signal [2]. They can also be considered as a pulse width modulators that
can provide a very compact implementation of a high-resolution amplitude-to-time conver-
ter. Amplitude-to-time transformation is accomplished by inherent self-oscillation of ASDMs
with a frequency called limit cycle frequency. A sufficiently high limit cycle frequency is used
in the ASDM to avoid spectral overlap with the input modulating frequency [2]. An ASDM
is shown in Fig. 6.1.
As ASDMs allow very compact and robust implementations of amplitude-to-time conversion,
they have great potential to be used as simple low-power high-precision A/D converters in
applications that do not require explicit sampling and quantization. Due to the equivalence
of the spectrum of the modulating input signal and the low-frequency part of the spectrum of
the ASDM output, the input signal can be reconstructed by a simple low-pass filter from the
ASDM output. ASDM applications have been reported in the context of ADSL/VDSL line
drivers [30,61], power converters [62], [79,80], drivers for optical cables [63], A/D converters
[64], [60, 81,82], analog processors [83], and precoding elements to ΣΔmodulators [84,85].
This paper presents and analyzes a very compact and robust circuit implementation of an
asynchronous Δ-modulator (ADM) that overcomes some practical limitations of ASDMs.
Instead of having an integrator in the feedback path as is done in the standard Δ-modulator
(DM), the proposed ADM utilizes a low pass filter with a non-zero cutoff frequency in the
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feedback path. The ADM was developed to support routing of analog signals over a digital
field programmable interconnect network (FPIN), embedded in an electronic system proto-
typing platform introduced in [1]. The same concept could be applied to FPINs found in
field programmable gate arrays (FPGAs). The proposed ADM has a small capacitive input
impedance and hence, it introduces no significant loading effect on the input signal at its
modulating frequency. A simple passive low-pass filter can be used as a D/A converter to
reconstruct the input analog signal at the receiving end.
Sec. 6.2 provides some background on FPINs, ASDMs, ADMs, and identifies limitations of
related existing A/D converters. These limitations led the authors to develop the propo-
sed ADM solution. Sec. 6.3 and Sec. 6.4 present the proposed solution and the associated
circuit implementation, while Sec. 6.5 presents measured results from a test-chip that was
implemented. Finally, Sec. 6.6 concludes by summarizing our main contributions and results.
6.2 Background
6.2.1 Field Programmable Interconnection Networks
FPINs are found embedded in FPGAs, in prototyping platforms [5–7, 76], and in many
Network-on-Chip architectures [8]. Hardware systems used for logic emulation can enhance
their capability and performance by having programmable interconnection implemented using
FPGAs. Commercial logic emulation systems, such as the Realizer system [9], use pro-
grammable interconnection devices between FPGAs. Emulation systems are often imple-
mented using components called field-programmable interconnection chips (FPICs). Fig. 6.2
illustrates a generic FPIN that provides programmable interconnections between various
endpoints, such as configurable logic blocks (CLBs) in FPGAs, or configurable I/Os in an
electronic system prototyping platform called WaferBoard™ [1].
WaferBoard provides programmable interconnections that can link multiple component ICs
[1]. It has an uni-directional digital switch box based FPIN that can be programmed by users
to interconnect component ICs randomly and manually deposited by the user on its surface.
The need for analog connections reconfigurably routed over a digital FPIN was originally
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Figure 6.2 Generic FPIN model of a Field Programmable Interconnection Network.
conceived in the context of the WaferBoard. As it influenced the requirements for what we
propose, the next section briefly describes the WaferBoard.
6.2.2 The Target Application: Prototyping Platform [1]
The core of the target prototyping platform is a wafer scale IC upon which component ICs
are to be deposited. Its surface has a dense array of very fine (tens of microns) conducting
pads acting as configurable I/Os (CIOs), shown in Fig. 6.3. A digital FPIN is embedded in
the wafer scale IC. The FPIN can be configured, similar to FPGAs, to connect CIOs to any
other (CIOs are the endpoints). Each CIO has its own configurable digital I/O buffers. If a
CIO is to operate as an input, then the respective CIO is configured as an input and this
buffer receives the signal from a source IC and propagates it through the digital FPIN to the
destination CIO. By contrast, the destination CIO’s I/O buffer is configured as an output
buffer and it propagates the signal to the corresponding destination IC.
The prototyping platform [1] was primarily developed to prototype digital electronic systems.
However, nowadays many electronic systems are at least partly mixed-signal systems. Having
the ability to reconfigurably route analog signals through the embedded FPIN can greatly
improve the versatility of the WaferBoard or any electronic system prototyping platforms.
This feature could also be embedded in FPGAs to be used as analog switches to propagate
any analog signals on some of its I/Os to any others.
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Figure 6.3 Hierarchical description of the reconfigurable board to CIO.
6.2.3 Analog Interface Based on AsynchronousΣΔModulation or Δ-
Modulation
In general, an analog interface circuit reconfigurably routing an analog signal through a
digital FPIN must comprise A/D (transmitter side) and D/A (receiver side) converters. A
source IC provides an analog signal to the A/D converter (transmitter). The A/D converter
transforms it into a digital format that will be reconfigurably routed through the FPIN to
the D/A converter (receiver side). The digital data, upon reaching the D/A converter, is
transformed back into a reconstructed copy of the original analog signal and provided to the
destination IC.
A solution to provide reconfigurable routing of analog signals in the prototyping platform [1]
was introduced in [22]. It was based on the frequency modulation of ring oscillator based
voltage controlled oscillators (VCOs) that converted analog signals into discrete-valued pulses
that could be reconfigurably routed through the FPIN. A phase locked loop (PLL) was used
to reconstruct (demodulate) the analog signal from the discrete-valued pulses. However, due
to non-linearities in the voltage to frequency transfer curve of ring oscillator based VCOs,
that solution could support input analog signals in the range of only 0.6-1.6V for a power
supply of 1.8V and a bandwidth of 200 kHz [22]. Thus, the authors were motivated to find
an alternative A/D and D/A converter solution that can support reconfigurable routing of
analog signals with wider voltage range and higher bandwidth within the existing constraints
of the target application [1]. Ideally:
— compact silicon area requirement is desirable (existing area is already over utilized by
the CIO buffers, crossbar multiplexers of the FPIN, and other control circuitries) ;
— the FPIN should not be modified ;
— high linearity A/D and D/A conversions are desirable ;
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— A/D and D/A conversions should be single-ended ;
— high input impedance is preferable ;
— a robust solution compatible with wafer scale integration is desired (due to wafer scale
integration, a large number of such circuits are integrated in one single wafer and
defective instances of circuits cannot be arbitrarily discarded) ; and
— low power consumption during standby or inactive mode is desired.
Both A/D and D/A converters can be classified into two main categories:
1. Nyquist-rate and
2. Oversampling converters.
Nyquist-rate A/D converters require high-accuracy analog components (amplifier, compara-
tor, resistor, current source or capacitors) in order to achieve acceptable linearity and reso-
lution. Thus, these converters are often difficult to implement in scaled CMOS technologies
because of low supply voltages and poor transistor output impedance (due to short-channel
effects) [25]. The sampling rate is higher than the Nyquist-rate in oversampling converters.
ΣΔmodulator and Δ-modulator are two types of oversampling converter that generate a low-
resolution (usually 1-bit) data stream and digital filtering is used to produce high-resolution
data at Nyquist frequency [27].
In our target application, a dedicated 1-bit channel is available for data transmission through
the FPIN. Utilizing a multi-bit Nyquist-rate A/D converter would have required parallel-to-
serial and serial-to-parallel conversions at the transmitter and receiver respectively. Thus,
the typical 1-bit output in ΣΔmodulator and Δ-modulator makes them particularly suitable
A/D converters for our targeted FPIN-based prototyping platform. In addition, scaled CMOS
technology has the beneficial effect of high time resolution in the circuitry due to the increase
in the intrinsic speed of the transistors. Thus, designing asynchronous implementations of
ΣΔmodulator (andΔ-modulator) is simplified in scaled CMOS technology [2]. An important
advantage of the asynchronous ΣΔmodulator is the property that demodulation consists of
simple low pass filtering only [2]. Such advantages can also be exploited with asynchronous
Δ-modulators.
6.2.4 Limitations of Existing Asynchronous ΣΔ Modulator Implementations
This section reviews limitations of existing ASDMs and their application to A/D conversion.
Fig. 6.4(a) shows the block-diagram of a generic ASDM that has been mathematically ana-
lyzed in [2] and [86]. It is called generic because it is similar to the conventional synchronous
(continuous-time, discrete-time) ΣΔmodulators in its placement of the filter in the forward
path of the ASDM loop. A practical limitation of the generic ASDM is that the sharp edges of
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Figure 6.4 Different implementations of the generic asynchronous ΣΔmodulator.
the modulator (or hysteresis) output propagate to the input of the summing (or subtracting)
amplifier and introduce non-linearity in the A/D conversion.
Fig. 6.4(b) shows an implementation of the generic ASDM that utilizes current sources as
feedback elements. When the hysteresis output module makes low to high (LH) or high to low
(HL) transitions, the edges propagate through the Cgd capacitances of MP and MN, and mo-
mentarily deviate the inverting input (vvirtual) of the amplifier from the virtual ground because
the gain-bandwidth product of the amplifier is not infinitely high to maintain ideally constant
voltage at the inverting input. Utilizing current sources in the feedback also introduces possi-
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bility of mismatch between the two feedback current sources (IF ). A very low-power low-speed
ASDM based on Fig. 6.4(b) was reported in [31]. The reported oscillation center frequency
was only 630Hz and that implementation could only support an input bandwidth of 30Hz.
It appears that due to a very low frequency of operation, the amplifier was able to maintain
a stable value at the inverting input (vvirtual). Silicon implementation of high or moderate
speed ASDM based on such architecture has not been reported yet.
Fig. 6.4(c) shows another implementation of the generic ASDM that was reported in [30]. It
is based on gm-C integrator and has fully differential input-output. Due to having differential
input-output, the two implementations with first and second-order filter were reported to have
a relatively high SFDR and SNR of 75 dB and 70 dB respectively in [30]. However, notice
that when a Gm-C filter is used in these asynchronous ΣΔ-modulators, even thought the
entire system (comprising the transconductance amplifier, loop filter and hysteresis block) is
connected in a negative feedback loop, the transconductance amplifier itself is not connected
in a negative feedback loop. The differential input of that transconductance amplifier can
be non-zero. In fact, the differential input of the transconductance amplifier is equal to the
input analog voltage. The transconductance amplifier (Gm stage) has its own V/I conversion
non-linearity. For large input voltage swing, the actual value of Gm changes because current-
voltage characteristics of transistors are not linear (they approximately follow a square law of
MOSFETs operating in their active region). As a result, Gm stages have limited input voltage
range with acceptable linearity and [30] could support an input voltage range of only 0.4V
that is a small fraction of their 1.8V power supply. By contrast, our target application requires
a single-ended input A/D converter. Finally, a wideband continuous-time ΣΔ-modulator has
been reported in [87]. Their modulator utilizes a low pass filter in the main feedback path
to filter out sharp edges. This small area solution that was independently proposed by the
authors of [87] is also utilized in our implementation.
6.3 Proposed Asynchronous Δ-Modulator
6.3.1 Proposed Asynchronous Δ-Modulator
An asynchronous Δ-modulator (ADM) shown in Fig. 6.5 is proposed by the authors to over-
come the performance limiting factor (non-linearity of conversion) of the generic ASDM
architecture. Instead of having the low-pass filter in the feed forward path (Fig. 6.4(a)), it is
located in the feedback path. Thus, the modulated output is passed through a low-pass filter
before being applied to the inverting input of the amplifier, and there is no sharp transition
applied at the inverting input (vf in Fig. 6.5) of the amplifier. It achieves better conversion
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linearity compared to a straight implementation of the generic ASDM. Also the analog input
signal can be reconstructed from the modulated output (vout_mod in Fig. 6.5) of the ADM by
a passive low pass filter only.
6.3.2 Working Principle of the Proposed Asynchronous Δ-Modulator
As ASDMs and ADMs do not have any explicit sampling operation in the loop, they cannot
be represented by a sampled-data model. An s-domain model of the proposed ADM imple-
mentation (Fig. 6.6) is therefore developed in this subsection to explain its operation. The
digital buffer in the feed forward path acts as the quantizer of the ADM. This digital buffer
can be modelled as a relay followed by a delay element (Fig. 6.6). An ideal relay is a gain-
changing non-linear element. Such non-linear elements can be inserted in linear models by
the describing function method and an s-domain transfer function can be used to represent
such non-linear elements [88, Page 521, Appendix B]. For simplicity, the digital buffer in the
feed forward path is modelled as a relay having infinite gain.
The amplifier in the feed forward path of the ADM is modelled as a gain element with first-
order low pass function. The resistor and capacitor in the feedback path can be modelled as a
low-pass filter. By replacing the non-linear element by their equivalent transfer function [88,
Page 521, Appendix B], the loop-gain (LGain = vfvin (s)|open in Fig. 6.6) of the ADM loop is,
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Figure 6.6 Proposed linear s-domain model of the ADM shown in Fig. 6.5.
LGain =
Amplifier︷ ︸︸ ︷
G
1 + s
w1
.
Relay & Delay (τ)︷ ︸︸ ︷
4VDD
pi(2δ) .∠(−sτ) .
RC-filter︷ ︸︸ ︷
1
1 + sRC (6.1)
=
Gain︷ ︸︸ ︷
2VDDG
piδ
.
Second order low pass function︷ ︸︸ ︷
1(
1 + s
w1
)(
1 + sRC
) . Delay︷ ︸︸ ︷∠− sτ (6.2)
where, 2δ = Peak-to-peak input swing at the ideal relay
τ = Delay of the digital buffer
The loop-gain is a second order low pass function with extra phase-shift due to the delay
element. The magnitude of the gain (2VDDG
piδ
) in Eq. 6.2 is infinite for small value of δ. Thus, this
system is bound to oscillate with a continuous-time discrete-valued output signal (vmod_out).
However, the high gain of the feedforward path will ensure that vf tracks vin. The cut-off
frequency of the RC-filter has to be sufficiently higher than the highest frequency in the
input signal bandwidth to ensure that vf can track vin without excessive phase difference.
Moreover, the cut-off frequency of the RC-filter has to be sufficiently lower than the oscillation
frequency of the ADM to ensure that the sharp transitions of the ADM output (vout_mod)
is properly smoothened. By applying Barkhausen stability criterion (oscillation criterion) on
Eq. 6.2, the self-oscillation frequency of the ADM can be found by solving Eq. 6.3 [89, p. 346].
arctan
( ω
ω1
)
+ arctan
(
ωRC
)
+ ωτ = pi (6.3)
Fig. 6.7(a) shows the gain-frequency plot of the loop-gain (LGain). Fig. 6.7(b) shows the
phase-frequency plots (y1) for different delays τ1,2,3 subtracted from 180° and the second
order low pass function (y2) of Eq. 6.2. The intersection of y1 and y2 curve in Fig. 6.7(b)
(solution of Eq. 6.3) is the oscillation frequency of the ADM. As the delay (τ in Fig. 6.6)
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Fig. 7. Proposed linear s-domain model of the ASDM shown in Fig. 6.
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Fig. 8. Evaluation of the oscillation frequency of the ASDM.
Fig. 8(b) shows the phase-frequency plots for different delays
(τ1,2,3) subtracted from 180◦ and the second order function
of Eq. 2. The intersection of these two plots is the oscillation
frequency of the ASDM. As the delay (τ in Fig. 7) inside
the loop increases, the corresponding phase-frequency plot
becomes steeper and the intersection frequency moves to the
left implying lower oscillation frequency. Being a continuous-
time discrete-valued signal, the oscillating vout mod can be
propagated through a digital network. At the receiving end,
vin can be reconstructed by passing the propagated continuous-
time discrete-valued signal through a low-pass filter.
C. ASDM-based Analog Interface
An analog interface circuit, based on the proposed ASDM,
was developed by the authors to support analog signal trans-
mission in FPIN (Fig. 9). The analog interface circuit utilizes
the proposed ASDM where its output is directly propagated
through FPIN.
vin ASDM
vout mod voutFPIN LPF
Fig. 9. ASDM-based analog interface.
Being a continuous-time discrete-valued signal, ASDM out-
put is insensitive to noise in the voltage domain. However, the
ASDM output is sensitive to noise in the time domain during
signal propagation through the FPIN. The deterministic timing
noise, in this case, is the pulse-width variation as a digital
pulse-train propagates through a chain of digital buffers. For
example, when digital waveforms propagate through digital
buffers, the pulse-widths are not conserved in general. If the
pMOS and nMOS of the inverters and their respective load
capacitances are not equal, then propagation delay of low-to-
high (LH) and high-to-low (HL) transitions are not equal [21,
p. 199].
When the digital buffers are constructed from inverters,
this variation is small. However, digital multiplexers are made
from multiple levels of logic and perfect symmetry in terms
of loading capacitances and transistor strengths cannot be
maintained at each stage. Pulse-width variation could become
more significant when signals pass through such multiplexers.
The active reconfigurable board [9] utilizes an FPIN where
digital multiplexers are used as switch boxes. Pulse-widths
are not conserved when signals propagate through such FPIN.
Since the information content is encoded by ASDM into the
exact time-positions of LH or HL transitions, the large number
of digital buffers and multiplexers on the FPIN signal path will
introduce offset errors during signal propagation.
A solution to preserve the pulse-width during signal prop-
agation through FPIN is proposed in Fig. 10(a). In this
architecture, both LH and HL transitions are converted into
LH transitions and then propagated through FPIN. The delays
incurred by both LH (and HL) transition along a chain of
digital buffers are identical (respectively). The analog interface
utilizes the ASDM output and a τD delayed version of ASDM
output to generate a one-shot pulse for each LH and HL
transitions of ASDM output (Fig. 10(b)). τD must be made
large enough to generate full-swing low-to-high transition to
ensure that the delay sensitivity to noise is minimized. It
should be noted that delay variability of each buffer stages,
due to environmental and temporal factors such as power
supply, can cause variability in the total propagation delay
of individual LH (and HL) transitions (respectively). How-
ever, independent randomness in the delay variability of each
buffer stages cancels variability along the path, yielding a
tighter distribution of total propagation delay of LH (and HL)
transitions (respectively) along a buffer chain [22]. Delay
variability due to temperature fluctuations do not introduce
error because it affects a group of temporally consecutive LH
(or HL) transitions (respectively) equally so that the relative
position of the LH (or HL) transitions remain unaffected.
Both transitions (LH and HL) of ASDM output are transmit-
ted as LH transitions along FPIN, therefore each LH transition
can be decoded by toggling the output of a memory element
(a) Gain-frequency plot of loop-gain (LGain).
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Fig. 8(b) shows the phase-frequency plots for different delays
(τ1,2,3) subtracted from 180◦ and the second order function
of Eq. 2. The intersection of these two plots is the oscillation
frequency of the ASDM. As the delay (τ in Fig. 7) inside
the loop increases, the corresponding phase-frequency plot
becomes steeper and the intersection frequency moves to the
left implying lower oscillation frequency. Being a c ntinuous-
time discrete-valued signal, the oscillating vout mod can be
propagated through a digital network. At the receiving end,
vin can be reconstructed by passing the propagated continuous-
time discrete-valued signal through a low-pass filter.
C. ASDM-based Analog Interface
An analog interface circuit, based on the proposed ASDM,
was developed by the authors to support analog signal trans-
mission in FPIN (Fig. 9). The analog interface circuit utilizes
the proposed ASDM where its output is directly propagated
through FPIN.
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Being a continuous-time discrete-valued signal, ASDM out-
put is insensitive to noise in the voltage domain. However, the
ASDM output is sensitive to noise in the time domain during
signal propagation through the FPIN. The deterministic timing
noise, in this case, is the pulse-width variation as a digital
pulse-train propagates through a chain of digital buffers. For
example, when digital waveforms propagate through digital
buffers, the pulse-widths are not conserved in general. If the
pMOS and nMOS of the inverters and their respective load
capacitances are not equal, then propagation delay of low-to-
high (LH) and high-to-low (HL) transitions are not equal [21,
p. 199].
When the digital buffers are constructed from inverters,
this variation is small. However, digital multiplexers are made
from multiple levels of logic and perfect symmetry in terms
of loading capacitances and transistor strengths cannot be
maintained at each stage. Pulse-width variation could become
more significant when signals pass through such multiplexers.
The active reconfigurable board [9] utilizes an FPIN where
digital multiplexers are used as switch boxes. Pulse-widths
are not conserved when signals propagate through such FPIN.
Since the information content is encoded by ASDM into the
exact time-positions of LH or HL transitions, the large number
of digital buffers and multiplexers on the FPIN signal path will
introduce offset errors during signal propagation.
A solution to preserve the pulse-width during signal prop-
agation through FPIN is proposed in Fig. 10(a). In this
architecture, both LH and HL transitions are converted into
LH transitions and then propagated through FPIN. The delays
incurred by both LH (and HL) transition along a chain of
digital buffers are identical (respectively). The analog interface
utilizes the ASDM output and a τD delayed version of ASDM
output to generate a one-shot pulse for each LH and HL
transitions of ASDM output (Fig. 10(b)). τD must be made
large enough to generate full-swing low-to-high transition to
ensure that the delay sensitivity to noise is minimized. It
should be noted that delay variability of each buffer stages,
due to environmental and temporal factors such as power
supply, can cause variability in the total propagation delay
of individual LH (and HL) transitions (respectively). How-
ever, independent randomness in the delay variability of each
buffer stages cancels variability along the path, yielding a
tighter distribution of total propagation delay of LH (and HL)
transitions (respectively) along a buffer chain [22]. Delay
variability due to temperature fluctuations do not introduce
error because it affects a group of temporally consecutive LH
(or HL) transitions (respectively) equally so that the relative
position of the LH (or HL) transitions remain unaffected.
Both transitions (LH and HL) of ASDM output are transmit-
ted as LH transitions along FPIN, therefore each LH transition
can be decoded by toggling the output of a memory element
(b) Phase-frequenc lot of loop-gain (LGain).
Figure 6.7 Evaluation of the oscillation frequency of the ASDM.
inside the loop increases, the c rresponding phase-frequency plot (y1) becomes steeper and
the intersection frequency moves to the left implying lower oscillation fr quency. As the
digital buffer behaves as a relay having infinite gain, the outpu (vout_mod) of this digital
buffer becomes a continuous-time discrete-valued signal that can be propagate through a
digital network. At the receiving end, vin can be r constructed by passing the propagated
continuous-time discrete-valued signal through a low-pass filter.
6.3.3 Behavioral Simul ti n of the Asyn hro ous Δ-Modulator
This sub-section presents stimated SNDR performance f the proposed ADM based on
high-level simulation with Simulink®. Measurements from a working prototype FPIN for the
prototyping platform [1] through which the modulated signal was to be prop gate has shown
that this interconnect network can propagate digital signals at 270Mbps [90]. As our proposed
ADM converts both LH and HL transitions into LH transitions (detailed explanation is given
in Sec. 6.4.1) and then propagates them through the FPIN, the required bandwidth of the
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Figure 6.8 Input signal frequency is 1MHz.
propagation path is twice the oscillation frequency of the ADM. Thus, the target oscillation
frequency of the ADM was designed to be as high as possible but comfortably lower than
half of 270Mbps.
The s-domain model of the proposed ADM (Fig. 6.6) was simulated with Simulink®. High-
level simulations with Simulink® reveal that the achieved SNDR is strongly dependent on ω2
(or 1
RC
) and fairly independent of ω1 (if ω1 is sufficiently greater than the input frequency).
Fig. 6.8, as expected, shows that ω2 has to be greater than the frequency of the input signal to
achieve reasonable SNDR. It can be seen that the SNDR drastically falls for high input swing
if ω2 is comparable to the input frequency. ω2 was chosen to be ≈16Mrad/s (f2 ≈2.5MHz)
so that the proposed ADM can support input frequencies of 1-2MHz. Higher oscillation
frequency can reduce the harmonics more effectively and as a result, the ADM can achieve
higher SNDR. However, if ω2 is chosen to make the oscillation frequency too high, such high
frequency pulse cannot be propagated through our target FPIN.
The other circuit-level parameters for the proposed ADM (ω1, τ) were chosen so that the cen-
ter frequency (equivalent to ωc in [2] or the oscillation frequency) of the ADM was ≈100MHz.
Fig. 6.9 shows a plot of the signal power vs. SNDR (realistic noise sources were injected into
the s-domain model, according to transistor-level design). As the input swing approached the
power rails, the ADM output is degraded by harmonics and the SNDR drastically degrades
after the input swing reaches ≈80% of full swing. This is similar to the harmonics introduced
in the generic ASDM’s output as it was derived and validated by simulation results in [2,86].
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Figure 6.9 High-level simulation with Simulink® of the proposed ADM architecture model
(Fig. 6.5). Input signal frequency is 1MHz. Representative component noise sources are
included but the RC-filter is ideal.
It can be seen that the model of our proposed ADM architecture achieves an SNDR of ≈70 dB
for an input bandwidth of 1MHz. The performance predicted here with a somewhat ideal
model gives a target that the design reported later will try to approach.
6.4 Proposed Analog Interface Circuit and Post-Layout Simulation Results
6.4.1 ADM-based Analog Interface
An analog interface circuit (Fig. 6.10), based on the proposed ADM, was developed by the
authors to support reconfigurable routing of analog signals through a digital FPIN. Being a
continuous-time discrete-valued signal that makes rather sharp transitions between 0V and
VDD, the ADM output is relatively insensitive to noise in the voltage domain. However, the
ADM output is sensitive to noise and parametric imperfections in the time domain during
signal propagation through the FPIN. Indeed, it is subject to delay mismatches and varia-
tions that influence propagation of digital pulse trains through a chain of digital buffers.
For instance, when digital waveforms propagate through digital buffers, the pulse-widths are
not conserved in general. This is due to the differences of rise and fall times combined with
differences in loading of successive nodes in a gate chain. In theory such mismatches can
be mitigated in a regular layout if the gates in a chain are well matched. In the target ap-
plications, placement and routing of FPIN’s buffers in the chain was done with automatic
placement and routing, and digital signal paths can be long and subject to significant para-
metric variations. However, an important property is that, for any length of a chain of digital
buffers, the total propagation delay does not vary significantly for any consecutive LH (or
80
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Figure 6.10 ADM-based analog interface.
HL) transitions (respectively).
A solution to preserve the pulse-width during signal propagation through any chain of digital
buffers is proposed in Fig. 6.11(a). In this architecture, both LH and HL transitions of the
ADM output are converted into LH transitions and then propagated through the FPIN. The
analog interface uses the ADM output and a τD delayed version of this output to generate
a one-shot pulse for each LH and HL transition (Fig. 6.11(b)). The value of τD must be
large enough to allow generating full-swing LH transitions so that the sensitivity to noise
is minimized. Delays also vary with temperature but on a time scale much longer than all
relevant characteristics of the digital transmission line, therefore temperature changes and
variations do not introduce significant error as consecutive LH (or HL) transitions are affected
almost equally. However, it should be noted that the delay variability of the various buffer
stages, due to power supply variations, can cause variability in the total propagation delay
of individual LH (and HL) transitions (respectively).
At the receiving end, each LH transition can be decoded by toggling the output of a memory
element. For example, the propagated signal can be used to clock a T flip-flop (T-FF). As the
relative time of consecutive rising (or falling) edge transitions do not get corrupted by the
FPIN digital buffers, the output of this T-FF will be a fairly accurate replica of the original
ADM output, with some latency. The output of the T-FF can then be passed through a
low pass filter to reconstruct the input analog signal. In relation with Fig. 6.11(b), the
transmission fidelity depends on precise values of eH, eL, etH and etL. A sufficient condition
to obtain good reconstruction is to have
eH + etH = eL + etL (6.4)
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Figure 6.11 Block diagram and waveform of the ADM-based analog interface.
where, eH = LH (Input) to LH (Output) delay
of XOR gate
eL = HL (Input) to LH (Output) delay
of XOR gate
etH = Clock to data (LH) delay of T-FF
etL = Clock to data (HL) delay of T-FF
If this condition is met, then pulse-width of the ADM output is preserved after being propa-
gated through the FPIN. This is obtained if the XOR gate (eH and eL) and the T-FF (etH
and etL) introduce equal propagation delays for LH and HL transitions.
The CMOS XOR gate is shown in Fig. 6.12. Both eH and eL depend on only the pMOS (M3,4 or
M7,8) parameters. Thus, the equality of eH and eL can be maintained across process variations.
The values of etH and etL obtained from post-layout simulations are shown in Table 6.1.
The average oscillation frequency (center frequency) of the asynchronous Δ-modulator is
100MHz. Thus, mismatch between etH and etL can introduce a duty cycle variation of ≈0.3%
(100MHz × 29.4 ps) for slow-fast corners (worst-case scenario). For typical values, the duty
cycle variation is as low as ≈0.06%. Fig. 6.13 shows the effect of the mismatches between
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etH and etL. It can be seen that for delay mismatches of up to 10 ps, the performance of the
ADM is not visibly degraded.
6.4.2 Implementation
Compatibility of the proposed ADM with the target application [1] is described in this
subsection. In a previously fabricated test-chip, the prototyping platform [1] used thick-
oxide I/O FETs for the configurable I/O so that it can support ICs operating on a wide
range of power supply voltages and thin-oxide FETs (operating on a lower power supply) for
the embedded FPIN to leverage their high speed and low power circuits. Accordingly, the
proposed ADM was designed with thick-oxide 3.3V I/O FETs (the detailed block diagram of
the analog interface is shown in Fig. 6.14). The ADM modulates the input analog signal into
3.3V pulses (vout_mod_3V3 in Fig. 6.14) and then converts them into 1.2V pulse (vout_mod).
These pulses are then converted into a one-shot pulse train (by the XOR-gate) and propagated
through the FPIN.
A transistor level schematic of the proposed ADM block is shown in Fig. 6.15. M1-14 constitute
the amplifier and M15-22 correspond to the digital buffers of Fig. 6.5. The amplifier used in
the proposed ADM is a folded cascode amplifier. The non-inverting input of the amplifier is
connected to the input analog signal. The inverting input, connected to the output of the
low-pass filter, tracks the non-inverting input. A rail-to-rail input range is enabled by using
complementary input pairs (M1-3&M4-6). The output of this amplifier does not need to have
rail-to-rail swing. M15-22, acting as the digital buffer, provides the rail-to-rail output. M23,24
(both are nMOS) convert the 3.3V pulses to 1.2V pulses.
At the receiving side, the T-FF was designed with 1.2V 2.2 nm-oxide FETs. The output of
the T-FF is up converted from 1.2V to 3.3V and then passed through a low pass filter to
reconstruct the input analog signal. Transistor level schematic of the 1.2V to 3.3V converter
and the low pass filter of the receiving side are shown in Fig. 6.16. Capacitors in Fig. 6.15 and
Fig. 6.16(b) were implemented with nMOS varactors, i.e. transistors with the drain/source
tied to 0V. nMOS varactors have a non-linear C-V curve. Even though MIM-capacitors
or metal-metal capacitors can provide more linear C-V curves, in our target applications
the higher metal layers were entirely dedicated for routing signals through the FPIN. Thus,
MIM-capacitors could not be used. Besides, metal-metal capacitors (having thick silicon
dioxide as dielectric) occupy comparatively large area that make them unsuitable in our
target application because of area constraints.
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Figure 6.12 Schematic of the X-OR gate.
Table 6.1 The values of etH and etL from post-layout simulation.
Process etH (ps) etL (ps) ∆tT-FF (ps)
Typical 352.5 346.1 6.4
Fast 254.6 250.7 3.9 ps
Slow 481.4 469.7 11.7 ps
Slow-Fast 383.3 353.9 29.4 ps
Fast-Slow 339.3 353.4 -14.1 ps
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Figure 6.13 The effect of mismatch between etH and etL on the SNDR.
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Figure 6.14 Detailed block diagram of the proposed ADM-based analog interface.
6.4.3 Behavioral and Post Layout Simulation of the AsynchronousΔ-Modulator
Using complementary input pairs introduce variations in the differential gain (G) and cut-off
frequency (ω1) of the amplifier over the input common-mode range. The SPICE-level model of
the amplifier, shown in Fig. 6.15, was simulated to quantify the variations in G and ω1. These
variations were included in the high-level model of the ADM and simulated in Simulink® to
evaluate their effects on the SNDR of the ADM. These variations increased the harmonics at
the ADM output that degraded its performance. Fig. 6.17 (dotted and dotted-dashed curve)
compares the effects of these variations with the scenario where an ideal amplifier was used
in the ADM. It can be seen that the variations in ω1 degrade the performance of the ADM
by 6-10 dB when the input analog signal makes large swings.
In order to quantify the impact of the varactor non-linearity, the high-level model shown in
Fig. 6.5 was simulated with Simulink® by including non-linearity of the nMOS varactors. An
expanded gain 1 element (where the term k2 ·x2 is the expanded gain) was used at the output
of the filter to properly represent the nonlinearity of C-V characteristics. The signal power
vs. SNDR curve from simulation with Simulink® and post-layout simulation of the proposed
ADM are shown in Fig. 6.17 (dashed and solid curve). Both signal power vs. SNDR curves of
Fig. 6.17 exhibit similar behaviours, therefore confirming that the degradation is due to the
non-linearity of the nMOS varactors.
In post-layout simulations, a sinusoidal input signal with an offset voltage of 1.65V was used
while VP-P was varied. For low amplitude VP-P, the voltage at the output of the reconstruction
low-pass filter remained around 1.65V. In that voltage range, non-linearity of the nMOS
varactor is insignificant [91]. However, as the input amplitude (VP-P) increases, the low-pass
1. y = k1 · x+
expanded gain︷ ︸︸ ︷
k2 · x2
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Figure 6.15 Schematic of the ADM & 3.3 V to 1.2 V converter (transmission side).
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Figure 6.16 Schematic of the D/A converter (receiving side).
filter output approaches 0V and the non-linearity of the nMOS varactor becomes significant
in that voltage range. It causes the reconstructed signal to have harmonics and the SNDR to
degrade. Even though the variations in ω1 and the modulation process of the ADM itself limit
the achieved SNDR for large input swings, the non-linearity of the varactor appears to be
the dominant factor in limiting the performance of the proposed ADM. Our high-level model
was also simulated with varactor’s non-linearity and with/without variations in ω1. It was
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Figure 6.17 Simulation of the proposed ADM based on s-model in Simulink® and post-
layout simulations in Cadence (VDD = 3.3 V) respectively. Simulink® model included the
non-linearity of the filter.
seen that when the varactor’s non-linearity is included, including/excluding variations in ω1
does not make any observable difference (dashed and dashed-dot-dotted curve in Fig. 6.17)
in the ADM’s performance, because varactors non-linearity already caused the major part of
the distortion.
6.5 Prototype Test-Chip and Measurement Results
A test-chip of our ADM-based analog interface was fabricated in IBM 0.13 µm CMOS tech-
nology. A micro-photograph of the test-chip is shown in Fig. 6.18. The layout is shown in
Fig. 6.19. A mixed domain MDO4104-6 Tektronix oscilloscope was used for the tests. It has
a 1GHz bandwidth and a sampling rate of 5GS/s. Passive probes (1GHz bandwidth) were
used. The active silicon area of the asynchronous Δ-modulator is 43 µm× 21µm. The total
silicon area of the analog interface, including the T-FF, the reconstruction low-pass filter,
and the 1.2V to 3.3V converter is 43 µm× 46 µm.
6.5.1 Measurement Results
Fig. 6.20 shows the DC transfer characteristic curve of the ADM and low-pass filter based A/D
and D/A converter-pair. A rail-to-rail 1 kHz sinusoidal input was applied at the input (vin in
Fig. 6.14) and the corresponding output (vout in Fig. 6.14) was measured. The two variables
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Figure 6.18 Micro-photograph of the die (the die contained other circuits).
are plotted in the X-Y mode of the oscilloscope. Fig. 6.21(a) shows the power spectrum
density (PSD) of the output (vout in Fig. 6.14) when the input is a 2.5VP-P 1MHz sinusoidal
signal. The spurious free dynamic range (SFDR) shown in Fig. 6.21(a) is 54 dB. The signal
power vs. SNR and SNDR curves for various input frequencies are shown in Fig. 6.21(b).
Even though measurement results from the test-chip validated the concept of our ADM,
some degradation in the measured SNDR compared to the post-layout simulated SNDR led
us to conclude that there were some unexpected noise sources inside the test-bench. In the
test-chip, the same power supply was used for the analog circuits (amplifier of Fig. 6.5) and
the digital circuits (digital buffer of Fig. 6.5) due to a limitation on the number of pins in the
test chip. Moreover, for testing and debugging purpose, the output of the ADM (vout_mod in
Fig. 6.14) was connected to a pad in the test-chip through a digital output buffer. Thus, noise
was generated into the power distribution network by the digital output buffer that drives
the relatively large loads that represent an output pad and the test printed circuit board
(PCB) capacitances. Even though on-chip de-coupling capacitors were used in the power
distribution ring around the chip, none was used near the ADM or the amplifier. Thus, the
generated noise affected the ADM and measured SNDR showed more degradation compared
to the post-layout simulation.
This assumption was also confirmed through post-layout simulations redone with an enriched
electrical model comprising inductance and resistance to reflect power supply parasitics and
the impact of the digital output buffer with equivalent loading capacitances of pad and test
PCB. The resulting SNDR curve shown in Fig. 6.22 matched the measured SNDR curve with
reasonable accuracy. Hence, it is claimed that the degradation of measured SNDR is mainly
due to power supply coupling. In the target application, the external digital output of the
ADM is not needed. Thus, such power supply noise will not be present in the actual operation.
If a separate power supply was used for the digital output buffer (or the digital output buffer
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Figure 6.20 Measured DC transfer characteristics from the test-chip (VDD = 3.3 V) of the
asynchronous Δ-modulator shown in Fig. 6.15.
was not used in the test-chip), the measured SNDR would have shown improved performance
for larger input swings that should have matched the high-level and post-layout simulation
curves of Fig. 6.17.
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Figure 6.21 Measured noise performances from the test-chip.
6.5.2 Comparison with Other Published A/D Converters
To compare performances, we use the classic figure of merit (FoM) [59], defined as
FoM = P
2SNDR−1.766.02 × 2×BW (6.5)
with, BW = signal bandwidth
P = power consumption
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a. 0.7 nH and 18mΩ parasitics were added in series with the power supply. 2.8 nH and 18mΩ were added
in series for the ground node. A digital output buffer with a loading capacitance equivalent to a pad and
PCB parasitics was used in simulation to mimic the actual test-bench noise.
Figure 6.22 Simulation of the proposed ADM in with noisy power supply to mimic the actual
test-bench scenario.
Fig. 6.23 presents two graphs that compare various low-pass ΣΔ modulators with the propo-
sed ADM in terms of silicon area usage and FoM.
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Table 6.2 Comparison with published compact oversampling A/D converter.
Ref. This work [29] TCAS 2009 [30] JSSC 2006 [31] TVLSI 2014 [22] ISCAS 2012
Technology ( µm) 0.13 0.18 0.18 0.13 0.18
Filter order 1st-order 1st-order 1st-order 1st-order 2nd-order 1st-order -
Input type Single-ended Single-ended Differential Differential Differential Single-ended Single-ended
Supply (V) 3.3 1.8 1.8 0.25 1.8
Input (VP-P) 2.5 0.4 0.8 0.4 - 1V
FS (MHz) Asynchronous 140 87 Asynchronous Asynchronous Asynchronous FrequencyModulation
BW (MHz) 2 0.4 0.125 8 12 30 Hz 0.2
SFDR (dB) 54 55 63 75 72 - -
SNR (dB) 57 49 60 70 70 62 -
SNDR (dB) 47 42 54 - - 58 -
Area (mm2) 0.00099 0.000375 0.00256 0.026 0.04 0.141 0.0036
Current (mA) 0.15 0.263 0.433 0.8 1.2 0.000112 -
FoM (pJ) 0.67 5.6 7.6 0.02 0.02 0.8 -
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Our ADM was compared in detail with three other published compact ΣΔmodulators (two
asynchronous ΣΔmodulators and one clocked ΣΔmodulator) in Table 6.2. Degraded mea-
sured SNDR of our ASDM was used for the comparison in Table 6.2 even though post-layout
simulation predicted an SNDR of ≈60 dB. Table 6.2 also includes the analog interface based
on the frequency modulation of ring oscillator based VCOs that was introduced in [22] to
make comparison with our ADM based solution.
Even though ADMs cannot benefit from the oversampling ratio as effectively as ASDMs,
they are simpler, require very compact area and support moderate signal bandwidth and
medium-resolution. The ΣΔmodulator in [29] can support an input VP-P of only 0.4V and
0.8V for single-ended and differential implementation respectively. Even though it consumes
a very small silicon area, it suffers from severe non-linearity. The non-linearity of the front-
end voltage-to-time converter (VTC) of the ΣΔmodulator in [29] was a large contributor to
its limited bandwidth and SNDR. The ASDM of [30] can support an input VP-P of only 0.4V
that is a small fraction of its power supply of 1.8V. Though the first-order and second-order
implementations in [30] can support an input signal bandwidth of up to 8MHz and 12MHz
respectively, they both consume a comparatively large silicon area. Such large silicon areas
cannot be accommodated in our target application. The ASDM of [31] is an ultra-low power
implementation that can support an input signal bandwidth of only 30Hz. The ring oscillator
based VCOs and the corresponding PLL based demodulator reported in [22] can support
an input bandwidth of only 200 kHz and input voltage range of only 0.6-1.6V for a VDD of
1.8V. On the other hand, our proposed ADM can support an input VP-P of up to 2.7V (80%
of VDD) with signal bandwidth of up to 2MHz for power supply of 3.3V.
6.6 Conclusion
An A/D converter based on asynchronous Δ-modulator (ADM) has been proposed. It is
designed to support reconfigurable routing of analog signal through digital interconnection
networks. Such networks are found in FPGAs, field programmable interconnect networks and
an electronic system prototyping platform (WaferBoard) previously published by some of the
authors. A prototype was fabricated in a 0.13 µm CMOS technology. It occupies a total area
of 45µm× 46µm. Measurement results showed that the proposed ADM can support input
signal bandwidth of 2MHz and achieves measured SNR, SNDR and SFDR of 57, 47, and
54 dB respectively. The fabricated test chip showed that the SNDR of our proposed circuit
is sensitive to power supply coupling. Different power supplies for analog and digital circuits
combined with careful power decoupling are therefore required to match the expected SNDR
of ≈60 dB predicted by post-layout simulations. The prototype was designed according to
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the stringent constraints (limited silicon area and bandwidth of the transmission channel) of
the WaferBoard. Without those constraints, a prototype with higher bandwidth and SNDR
could have been designed. Being an “amplitude-to-time converter”, the proposed ADM can
benefit from higher intrinsic speed of transistors in scaled CMOS technologies.
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Additional Measurement Results
Following the jury’s comments, this section aims to provide additional measurement results
that could not be put in the journal paper due to length restrictions.
A sinusoidal input with a frequency of 500 kHz, 1MHz, and 2MHz was applied and the output
signal (reconstructed input) was observed, shown in Fig. 6.24. It can be seen that for 1MHz
and 2MHz, the reconstructed signal begins to get attenuated. The attenuation is due to the
passive low pass filter (LPF) at the receiving side (shown in Fig. 6.14). A second order low pass
filter (Fig. 6.16) was used to effectively filter out high frequency components, which inevitably
attenuated the signal band. It should be kept in mind that in conventional ΣΔmodulation
the high frequency components are filtered by digital filtering. As digital filtering was not
possible in our target application, passive low pass filter was used. From the spectrum of
reconstructed signal, it can be seen that even though the 500KHz and 1MHz components
suffers from attenuation, the 0Hz (DC component) components are not attenuated in any
cases.
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test-chip.
96
CHAPTER 7 ARTICLE 4: A NOVEL SPATIALLY CONFIGURABLE
DIFFERENTIAL INTERFACE FOR AN ELECTRONIC SYSTEM
PROTOTYPING PLATFORM
Summary of the Chapter
The differential interface was originally developed by Olivier Valorge, a postdocto-
ral fellow at Polytechnique Montréal. Alternative implementation(s) of the original
concept have been investigated by the author of this thesis to find a more cost effec-
tive solution that meets the constraints of the WaferBoard [1]. A test-chip has been
fabricated by Olivier Valorge to prototype the differential interface. Measurements
on the test-chip are reported by the author of this thesis in a submitted journal ar-
ticle that shows that the spatially configurable differential interface can operate at a
speed of up to 2.5Gbps. The submitted paper is reproduced in this chapter.
Title : A Novel Spatially Configurable Differential Interface for an Electronic
System Prototyping Platform
Wasim Hussain, Olivier Valorge, Yves Blaquière, Yvon Savaria. Manuscript submitted on
May 20, 2015 to Integration, the VLSI Journal.
Abstract
This paper presents complete and detailed circuit design and the first experimental validation
of a previously proposed spatially configurable differential interface that was designed to sup-
port current mode logic (CML) on a reconfigurable electronic system prototyping platform.
The physical and electrical constraints of CML interfaces are described, and an architec-
ture is proposed for transmitting differential signals between two different integrated circuits
(ICs) deposited on the prototyping platform surface. The proposed implementation has been
validated in a test-chip using a mature 0.18µm CMOS technology. Measurements on the
test-chip show that the spatially configurable differential interface can operate at a speed of
up to 2.5Gbps.
Keywords
Reprogrammable Circuit Board, Wafer Scale Integration (WSI), Differential Signaling, Cur-
rent Mode Logic.
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7.1 Introduction
In today’s high-end electronic systems, higher complexity integrated circuits are being put
together to provide as much performance and features as possible in one single product. This
complexity is posing many challenges in different stages of product development, which are
exacerbated by the short time-to-market imposed on the developers due to the competitive
nature of the industry.
Simulation platforms and design flows that are used to validate integrated circuits during
development stage are quite mature. Hardware emulation platforms, such as the ones based
on FPGAs [17,75,92] and ASICs [7,74] can support very complex integrated circuits. Never-
theless, there is no commercially available automated prototyping and testing platform for
electronic systems built with integrated circuit (IC) components like microprocessors, ASICs,
memories and FPGAs. Printed circuit boards (PCB) are still essentially the only technology
for prototyping such systems, but design and manufacturing of complex PCBs can take from
several weeks to months. Most of the electronic systems require software in addition to the
hardware itself. The sooner a working hardware prototype can be provided for the software
team to work on, the faster the overall product development can proceed.
Current trends for technologically and economically viable reconfigurable system solutions
include a variable combination of FPGAs and other kinds of programmable logic, application-
specific instruction set processors (ASIPs), and systems implemented with coarse-grained
reconfigurable hardware (different from ASIPs) [93]. An active reconfigurable board, called
the WaferBoard, has been proposed in [1]. The reconfigurable board is intended to be a
multi-purpose prototyping platform, which provides programmable interconnections among
multiple user ICs (uICs) like ASICs, memories and FPGAs. The WaferBoard is designed to
support as many types of ICs and signal interfaces as possible. One such signal interface is
differential signalling, widely used in high speed data transmission. Standards, currently in
use for differential signalling, include for instance LVDS (low voltage differential signalling),
LVPECL (low voltage positive emitter-coupled logic), CML (current mode logic), and HSTL
(high-speed transceiver logic) [21]. The example in Fig. 7.1(a) shows a basic MOS CML buf-
fer. It includes two pull-up resistors RD, two nMOS transistors for switching and a current
source ITAIL. The voltage swing is generated by switching the current in a common-source
differential pair. Since the nMOS transistors are always saturated and there are no pMOS
transistors, inputs and outputs based on these circuits can operate at more than 3Gbps,
which is faster than the typical maximum speed of CMOS logic implemented with devices of
comparable size driving similar loads [14]. A solution to propagate differential signals on a
wafer has been proposed in [94]. Unfortunately such approaches do not offer spatial reconfi-
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Figure 7.1 CML structure.
guration and thus are incompatible with reconfigurable systems such as the WaferBoard or
FPGAs.
This paper presents a complete and detailed circuit design and the first experimental valida-
tion of a spatially configurable CML interface originally introduced but not experimentally
validated in [3,95]. The circuit design was implemented using a standard CMOS process that
is fully compatible with the WaferBoard platform and which could be adapted and used in any
integrated circuit with programmable I/Os such as FPGAs. Besides the research conducted
by our team, that concept remains unexplored in the literature. The focus of our research was
not to support only CML, but in addition to supporting conventional CMOS I/Os, to develop
a means to support spatially configurable propagation paths for differential-to-single-ended
conversion that can be later enhanced to accommodate other differential signaling standards
in the WaferBoard or in integrated circuits with programmable I/Os. We chose CML as a
representative differential signaling technique for the prototype test-chip that was designed,
fabricated and tested and for which conclusive experimental results are reported for the first
time in this paper. CML was chosen because of its popularity and simplicity. A prototype
test-chip, that was fabricated and tested, demonstrates the feasibility of the proposed inter-
face that could support differential signalling in the prototyping platform. Section II describes
the specifications for compatibility with the WaferBoard, as well as the electrical and physical
constraints imposed by differential interfaces. Section III describes the differential interface
architecture and its complete and detailed circuit design. Section IV reports measured results
from the test-chip implemented using a 0.18µm CMOS technology. Finally, we conclude in
Section V by summarizing our main results.
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7.2 Background
7.2.1 Compatibility with WaferBoard, a Prototyping Platform for Electronic
Systems
The core of the WaferBoard platform upon which uICs are to be deposited is called the
WaferICTM. Its surface has a dense array of very fine (tens of microns) conducting pads, called
NanoPads. Each NanoPad is connected to an internal wafer-scale interconnect network, called
WaferNetTM, that can be configured to connect a NanoPad to any other NanoPad, without
any conflicts among large sets of connections. Whatever the position and location of the
uICs are on the WaferIC, the NanoPads are able to make contact with their solder ball pins.
So hand placement of uIC is sufficient as shown in Fig. 7.2. When a uIC pin (solder ball)
makes contact with several NanoPads, the WaferIC detects and maps contacted pins, and
the WaferNet is then automatically configured according to connected NanoPads and the
user netlist [1].
According to the spirit of the WaferBoard, supporting differential interfaces means that any
two complementary pins, whatever their positions on WaferIC, could be declared as being
part of a differential interface. However, in practice, the spacing between two such pins, used
to propagate a differential signal, rarely exceeds 2mm [66]. Thus, any pair of pins propagating
a differential signal can be arbitrarily positioned in an oriented window of 2mm×2mm, as
shown in Fig. 7.3. The NanoPad density is about 64 (8×8) NanoPads/mm2 [1]. Mapping
the 2mm×2mm area onto the WaferIC fabric means that the differential interface has to
be able to drive or receive signals from any NanoPad within an array of 16×16 NanoPads.
However, because of the interface’s spatial configurability, such an interface is only capable
of selecting any two pins from an area of 1mm× 1mm, in the worst case scenario (Explained
in Sec. 8.2.1).
7.2.2 Physical and Electrical Constraints
The configurable differential interface has to meet several electrical and physical constraints
to support CML differential signalling. First, for proper signal integrity, the two differential
signals must retain their symmetry as they propagate through the interface from the source
uIC to the destination uIC. This symmetry is dependent on the path taken by the two
signals through the proposed interface. Asymmetry in propagation path could induce jitter
or phase difference between the signals in a differential signal pair. This can lead to errors
in the transmitted information. Very stringent jitter constraints exist for most high-speed
interfaces. For example, in the PCIe transmission protocol, 30% of the bit length is the
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Figure 7.2 Conceptual overview of the active reconfigurable platform.
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Figure 7.3 Differential pins of user’s ICs interfacing with the NanoPad array of the WaferIC
(zoom of Fig. 7.2(a)) [3].
maximum allowed jitter [67], which represents a maximum jitter of 120 ps for a data rate of
2.5Gbps. Such very short propagation time difference can be caused by slight length or load
asymmetry between the two signal paths.
Secondly, during propagation of high frequency differential signals, dimensions of long PCB
traces becomes comparable to the signal wavelength. In such cases, the PCB trace can no
longer be modelled with lumped parameter circuit elements. Instead, it starts behaving as a
transmission line, and the voltage and current across it show wave propagation behaviour.
As a result, reflection at the receiving end and attenuation becomes prominent in the signal
characteristics. To avoid such phenomena, impedance matching is typically done in every
stage of a transmission path [68].
In our intended application, i.e. the prototyping platform, there are no long PCB traces for
propagating differential signals. Very much like in FPGA programmable interconnects, inter-
nal signals in the WaferIC can be propagated from any NanoPad to any others through the
WaferNet, a configurable interconnect single-ended network that uses dispersive integrated
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wires. In that network, long interconnects are segmented by inserting repeaters at regular
intervals, a standard technique for managing signal integrity and for limiting delays. The long
integrated interconnects get broken down into chains of short segments connected by repea-
ters. Thus, even though rail-to-rail single-ended signaling is used in the WaferNet, impedance
matching is not an issue there, very much as in interconnects found in FPGAs.
Conventional CML output drivers (Fig. 7.1(b)) typically consist of an open-drain differential
pair and a voltage-controlled current source. Thus, outputs (vOUT+ and vOUT-) require load
resistors connected to VDD for pull-up since the nMOS transistors are only used to drive
the falling edges and some mechanism must be provided to drive rising edges. This is often
implemented as load resistors provided externally, i.e. on the PCB, where these resistors
should be placed as close to the pins as possible. The load resistors commonly used in CML
signalling are 50Ω. Thus, any configurable differential interface must have the capability
to provide such load resistors to CML I/Os. On the other hand, typical input CML stages
consist of differential pairs implemented with nMOS transistors (Fig. 7.1(c)).
In the target environment, external CML output drivers connected to our input stages will
have direct physical contact with NanoPads. Thus, each NanoPad comprises a configurable
pull-up pMOS that acts as a 50Ω active resistance. The pull-up pMOS, available in each
NanoPad, acts as the pull-up resistor when the corresponding NanoPad is configured as
one of the input NanoPads of the differential interface. Input stage for CML may [65] or
may not [96] have internal pull-up resistors. If internal pull-up or biasing is not included in
external CML input stage, the aforementioned embedded pull-up pMOS in each NanoPad
can be used as a pull-up resistor when the corresponding NanoPad is configured as output
NanoPad of the differential interface and connected with the external CML input stage.
7.3 Proposed Architecture and Circuit Implementation of the Differential In-
terface
The architecture of the proposed differential interface is shown in Fig. 7.4 [3]. The WaferNet
is a configurable network that can only propagate “individual” digital single ended signals and
a constraint of this work was to keep the WaferNet untouched. Thus, differential signals are
converted to single ended signals in order to propagate the information through this WaferNet
and hence, differential signaling could be supported by the WaferIC without modifying the
WaferNet, with only few analog blocks added in the NanoPads.
Thus, the input differential network receives the complementary differential signal from the
uIC and converts it into a single ended signal before injecting it into the WaferNet. The input
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Figure 7.5 The input differential configurable network.
differential network has a differential-to-single-ended converter. However, before the conver-
sion, it has to be ensured that the two differential signals reach the converter without exces-
sive phase difference. In other words, the signal paths from the uIC pins to the input of the
differential-to-single-ended converter must be adequately “matched” for all possible locations
of the uIC on WaferIC. To balance all interconnections and propagate fast signals, an H-tree
structure with multiple hierarchical levels is proposed as shown in Fig. 7.5(a) and 7.5(b).
The area “covered” by one H-tree determines the area over which differential signals are sup-
ported. A cell-based hierarchical approach is used to simplify the physical implementation of
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such a complex structure. The H-tree can be configured to select any two NanoPads, belon-
ging to the declared differential interface unit, to receive the differential signal from uIC and
propagate the signal to the differential-to-single-ended converter. Multiplexers of each stage
of the H-tree structure can be configured in high-Z mode during standby to limit their power
consumption. These multiplexers are cascaded and connected with regular and symmetrical
metal interconnections to balance all propagation paths from the inputs to the differential-
to-single-ended converter. The analog multiplexer acts as unity-gain buffer between the CML
input signals from the uICs and the inputs of the differential-to-single-ended converter in the
range of 1.2-1.8V.
As uICs could be placed anywhere over the WaferIC, static tiling (without overlap) of the
differential interface unit will not ensure that the two complementary pins will always fall
within the area of one differential interface unit. Fig. 7.6(a) depicts the scenario where each
input differential configurable network are tiled without overlap. If the two NanoPads are in
position A and B, then there is no problem. But if they are in position B and C then they
cannot be selected by one differential interface unit.
To ensure that two complementary pins fall within the area of one differential interface
unit, there must be an overlap between two adjacent interface units as shown in Fig. 7.6(b).
If the two relevant NanoPads are in position A and B (in Fig. 7.6(b)), then interface 1 is
configured. However, if the NanoPads are in position B and C (in Fig. 7.6(b)) then interface 2
is configured. The overlapped continuous floor-plan of the entire architecture is shown in
Fig. 7.7.
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Figure 7.7 Continuous floor plan of the architecture with overlap between adjacent interface
units. Each of the two shaded rectangles can be configured as a differential interface unit.
7.3.1 Propagation Network : WaferNetTM
WaferNet is an array of multiplexer-based crossbars and interconnects, that allows routing
signals in different directions across the WaferIC. The WaferNet has been experimentally
validated and tested in [97]. In addition to multiplexer-based crossbars, tristate buffer-based
crossbars have also been considered for implementation [73,98]. Whichever type of crossbar
is used for the implementation of WaferNet, the proposed differential interface would still be
compatible with it as long as the interconnection network is based on single-ended signals at
both its input and output.
7.3.2 Input Stage
From the perspective of a uIC transmitting a differential signal, the terminal nodes are the
contacted NanoPads. Thus, these NanoPads must provide the required 50Ω pull-up resistor
to the CML output driver of the uIC. In our proposed architecture, configurable 50Ω pull-up
resistances are embedded in each NanoPad to meet CML buffer’s pullup resistor constraints.
These 50Ω resistors are made with a pull-up pMOS that can be configured either in 50Ω
or high impedance modes. The input common-mode voltage level, in the prototype test-chip
implemented with a 0.18 µm CMOS technology, was designed to be in the range of 1.5V [96].
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That common mode voltage could be adjusted to other values if the design is re-implemented
to support other differential signaling standards.
7.3.3 H-Tree Input Differential Network
The first stage of the 4 level H-tree is only a 4-to-1 analog multiplexer that propagates or
not an analog signal from the NanoPads to the input of stage-2, depending on the external
configuration, as shown in Fig. 7.8(a). Stage-2 is composed of a 4-to-1 analog multiplexer
(Fig. 7.8(b)) and a configurable differential-to-single-ended converter (Fig. 7.9(a)). Based
on the external configuration, the stage-2 analog multiplexer propagates the signal from
stage-1 to the input of stage-3. However, if the two NanoPads fall within one stage-2 then
the differential-to-single-ended conversion will occur in that stage and is then injected into
the WaferNet. The configurable differential-to-single-ended converter of the stage-2 can select
from only diagonally located stage-1 multiplexers. It does not have to select spatially adjacent
pairs, because that would imply the two complementary signal pins to be distant from each
other by less than 0.5mm. Once converted, the single ended signal is directly sent to the
WaferNet.
Each stage-3 mux-demux consists of a 4-to-1 analog multiplexer followed by a 1-to-4 analog
de-multiplexer (Fig. 7.8(c)) and a configurable differential-to-single-ended converter (7.9(b)).
As in stage-2, if the two NanoPads fall within one stage-3 then the differential-to-single-ended
conversion will occur in that stage and is then injected into the WaferNet. However, if the two
selected NanoPads fall in two different stage-3 then the differential-to-single-ended conversion
will occur in stage-4 and is then injected into the WaferNet. The stage-3 mux-demux allows
propagating or not analog signals from stages-2 to the inputs of stage-4. The ability of stage-3
to propagate the signal from stage-2 to four stage-4 allows the configurable network to define
adjacent interface units with overlap in area. Thus, the differential interface unit can slide
with a step of half a window. Therefore, multiple input trees can be configured in shifted
overlapping windows. In such a case, any two pins can be made to fall inside the area of
one interface. Unlike its counterpart in stage-2, the configurable differential-to-single-ended
converter of the stage-3 can select all six possible pairs (4C2) from its 4 previous stages.
Finally, stage-4 has only the configurable differential-to-single-ended converter (Fig. 7.9(b))
without any analog multiplexers.
Note that in general, two pins cannot fall within one stage-1 because each stage-1 consists
of an array of 2× 2 NanoPads and has an approximate dimension of 280µm× 280 µm [1],
whereas conventional IC packages have a minimum pitch (distance between two adjacent
pins) of 0.5mm [99]. An array of 4× 4 NanoPads has a dimension of 550µm× 550 µm [1]
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Figure 7.8 Schematic of the analog multiplexers.
and each stage-2 covers an array of 4× 4 NanoPads. Thus, two pins can fall within the area
covered by one stage-2, one stage-3, or one stage-4, but not within one stage-1.
This input H-tree can select any two NanoPads (or uIC pins) as long as the distance bet-
ween the pins is between 0.5mm and 1mm. Even though the differential interface area is
2mm× 2mm, it cannot select two pins with distance of 2mm in all possible scenarios. It can
select two pins with distance between 1mm and 2mm in some cases. Indeed, if such two pins
are positioned on two sides of any overlap, then no single differential interface unit can be
configured to include both pins or NanoPads. Position A and C of Fig. 7.7 can correspond
to such a scenario where the distance between the two positions can be less than 2mm but
still not fall under the area of one single interface. On the other hand, positions B and D of
Fig. 7.7 falls under one single interface even though the distance between positions B and D
is the same as that of positions A and C.
At this point, we would like to point out that even though directly applying the length
matching technique might seem an easier solution than the proposed H-tree based network,
107
a b
c d
W
af
er
N
et
T
M
M
ux
a
d
b
d
Selection
(a) Differential-to-single-ended
converter of stage-2.
a b
c d
W
af
er
N
et
T
M
M
ux
d
c
d
b
cb
d
a
c
a
b
a
Selection
(b) Differential-to-single-ended
converter of stage-3 and stage-4.
Figure 7.9 Configurable differential-to-single-ended converter (the multiplexers in these two
figures are digital multiplexers).
we still would have needed 256-to-1 multiplexers at the center of each interface unit. Such large
fan-in multiplexers are usually built as hierarchical trees of smaller fan-in multiplexers, which
is a standard technique for managing large fan-in multiplexers. Thus, using an H-tree physical
layout for such large fan-in multiplexers did not add extra complexity. Another important
point to be noted is that laying out the 4-to-1 multiplexers in an H-tree structure allowed us
to have overlap (Fig. 7.7) between adjacent interface units by allowing the output of stage-3
4-to-4 mux-demux to be connected to four differential-to-single-ended converters (stage-4)
instead of one, while still maintaining hierarchical trace matching in all four cases. Thus,
applying length matching alone would not have allowed us to have overlap and hierarchical
trace matching simultaneously.
7.3.4 Output Differential Network
An output stage is required in the differential interface to provide complementary signals to
the uIC. After the single ended signal is propagated through the WaferNet, single-ended-to-
differential conversion has to be done before transmitting the signals to the two NanoPads
contacted by the two complementary uIC pins. The single-ended signal propagates along two
paths routed to two output NanoPads through a configurable output network. The floor plan
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Figure 7.10 Schematic of the interface output circuit in each NanoPad.
of the output network is similar to the input H-tree structure as shown in Fig. 7.5, except
that in this case the signal propagates in the opposite direction.
Each stage of the output H-tree is configurable and can propagate or not a single ended
digital signal to the 4 subsequent stages. In order to decrease the network complexity and
its power consumption, the configurable output H-tree is single-ended. The network stages
are made with digital standard cells. One of the two single ended signals, upon reaching the
destination NanoPad that drives one side of the differential pair, is inverted based on the
polarity of the connected uIC differential pin. Each NanoPad includes a 12 mA current source
MN1(N3), a switch to control the current source MN2(N4), and an active load MP1(P2) shown
in Fig. 7.10. The 12 mA current source induces an output voltage swing of 600 mV when
switched ON.
7.4 Measured Results
A test-chip implementing the spatially configurable differential interface, shown in Fig. 7.11,
was fabricated in a mature 0.18µm CMOS technology. In the test-chip, a 3-level H-Tree was
implemented, fabricated and it occupies a silicon area of 520 000 µm2. Post-layout simulations
showed that the interface can support data rate up to 2.5Gbps under typical process corner
(Table 7.1).
Isolated instances of the stage-1 and stage-2 multiplexers were implemented in the test chip to
measure their characteristics. The DC transfer characteristics of stage-1, stage-2, and stage-1
& 2 (in cascade) analog multiplexers are shown in Fig. 7.12. The prototype test chip was
designed for input common-mode of 1.0-2.0V and close linearity in this range is shown in
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Figure 7.11 Test-chip.
Table 7.1 Characteristics of the differential interface from post-
layout simulation.
Corner wc a typ b bc c
Maximum data rate (Gbps) 1.8 2.5 3.1
Current (mA) 22.1 28.7 33.4
a. Worst case : Temp.=125°C, slow nMOS, slow pMOS
b. Typical : Temp.=25°C, typical nMOS, typical pMOS
c. Best case : Temp.=-40°C, fast nMOS, fast pMOS
0 1 2 3
0
1
2
3
VIN (V)
V
O
U
T
(V
)
Stage-1
Stage-2
Stage-1 & 2
Figure 7.12 Measured DC transfer characteristics (VDD = 3.3 V) of the analog multiplexers
shown in Fig. 7.8.
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Table 7.2 Areas of the differential interface and their stages for one four-stages interface unit.
Silicon
area ( µm2)
/unit
Number of
instances
Required
silicon
area
( µm2)
Mux-demux in
each stage
Stage-1 900 (30 µm× 30 µm) 64 (8× 8) 57 600
Stage-2 1750 (50 µm× 35 µm) 16 (4× 4) 28 000
Stage-3 1225 (35 µm× 35 µm) 4 (2× 2) 4 900
Stage-4 N/A
Differential-to-
single-ended
converter in
each stage
Stage-1 N/A
Stage-2 1280 (40 µm× 32 µm) 32 ((4× 4)× 2) 40 960
Stage-3 1280 (40 µm× 32 µm) 24 ((2× 2)× 6) 30 720
Stage-4 1280 (40 µm× 32 µm) 4 ((2× 2)× 1) 5 120
Total area of one four-stage interface unit 167 300
Total area covered by one interface unit (1120 µm× 1120µm) 5 017 600
Area usage in the full-fledged wafer-scale integrated circuit (WaferIC) 3.3%
the DC transfer characteristics, which is sufficient for differential signaling. When integrated
with a full-fledged WaferIC, the proposed differential architecture would take less than 3.3%
of the total area, with a silicon area of 5 017 600 µm2 for one interface unit (Table 7.2). The
silicon area was calculated by assuming continuous floor planning of adjacent “overlapped
interface units” with four stage-4. A real-time Infiniium 90000A Agilent oscilloscope, having
a bandwidth of 12GHz, was used for test-chip measurements. Active probe 1169A (12GHz
bandwidth also) were used, which can be directly put at the chip output to avoid PCB
parasitics. Measurements on the test-chip also showed that the differential interface can
support data speeds of up to 2.5Gbps. Eye diagrams measured at the output NanoPad for
1.25Gbps, 2.0Gbps, and 2.5Gbps are shown in Fig. 7.13.
7.5 Conclusion
This paper presented a complete and detailed circuit level implementation and the first ex-
perimental validation of a previously proposed spatially configurable differential interfacing
architecture to support CML signalling in the WaferBoard. Complementary pins of differen-
tial signalling can be detected over a maximum area of 2mm× 2mm (1mm× 1mm in the
worst case scenario). The interface utilizes configurable H-tree structures for balanced input
and output differential signal propagation. It also includes configurable 50Ω load that is
compliant with standard CML interfaces. The entire interface unit consumes less than 3.3%
of the total silicon area when implemented with the WaferIC. It can support data rates of
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(a) 1.25Gbps (Time-
Base=100 ps/unit, Voltage Scale=70mV/unit).
(b) 2.0Gbps (TimeBase=100 ps/unit, Vol-
tage Scale=70mV/unit).
(c) 2.5Gbps (TimeBase=80 ps/unit, Vol-
tage Scale=75mV/unit).
Figure 7.13 Measured eye diagrams at different data rates from test-chip.
up to 2.5Gbps with 200mV of voltage swing under typical conditions compatible with PCIe
specifications. Finally, the concept explored in this paper could be applied to any integra-
ted circuit requiring spatial reconfiguration of a differential interface, such as FPGAs and
CPLDs.
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CHAPTER 8 PASS-TRANSISTOR MULTIPLEXER BASED
DIFFERENTIAL INPUT STAGE
This chapter presents a pass transistor multiplexer based differential input stage for the spa-
tially configurable differential interface elaborated in Chapter 7. This differential input stage
was also developed according to CML differential signalling specifications. The input stage is
implementable in standard CMOS process and fully compatible with the WaferBoard plat-
form. Sec. 8.1 describes the limitations of unity-gain buffer multiplexer based input stage that
was elaborated in Chapter 7. Sec. 8.2 describes and elaborates the pass transistor multiplexer
based input stage and Sec. 8.3 presents the simulation results to validate the concept. Finally,
Sec. 8.4 summarizes the contribution.
8.1 Differential Interface Based on Unity-Gain Buffer Multiplexer
Unity-gain buffer based multiplexers were used in the input stage of the spatially reconfigu-
rable differential interface in Chapter 7 and [72]. The multiplexers were cascaded and connec-
ted in an H-tree structure with regular and symmetrical metal interconnections to balance
all possible paths from the CIOs/NanoPads to the differential-to-single-ended converter. The
rationale behind using unity-gain buffer based multiplexer in that differential interface was
to avoid signal attenuation as it propagates through each successive stage to the differential-
to-single ended converter. Each unity-gain buffer based multiplexer consisted of wide nMOS
and pMOS that occupied large silicon area.
The entire signal propagation from the CIOs/NanoPads to the input of the differential-to-
single-ended converter occurred in terms of voltage. Thus, voltage mode sensing was used
in the differential-to-single ended converter. A differential pair with single-ended output was
used as the differential-to-single ended converter in Chapter 7 and [72], where the propagated
differential input voltage was applied at the gates of nMOS/pMOS. However, voltage-mode
sensing entailed a drawback. The active reconfigurable platform used thick-oxide I/O FETs
for the configurable I/O so that it can support ICs operating on a wide range of power supply
voltages and the embedded FPIN is to be implemented with thin-oxide FETs (operating on
a lower power supply) to leverage their high speed. The differential-to-single ended converter
operated on the same power supply as the FPIN. It could not have supported much hi-
gher input common-mode voltage than the supply voltage of the differential-to-single ended
converter (or FPIN) because the voltage input was applied at the gates of transistors. Using
a current-mode sensing could allow to support higher common-mode input voltage than the
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power supply of the FPIN, as will be proposed in this chapter.
8.2 Differential Input Stage based on Pass-Transistor Multiplexer
An input stage based on pass transistor based multiplexers is described in this section that can
be integrated with the remaining parts of the entire differential interface architecture (shown
in Fig. 7.4). Similar to the unity-gain buffer multiplexer based input stage (of Chapter 7
and [72]), this input stage utilizes an H-tree structure with multiple hierarchical levels to
match the differential signal paths from the uIC pins (NanoPads/CIOs) to the input of
the differential-to-single-ended converter for all possible locations of the NanoPads/CIOs.
The H-tree can be configured to select any two NanoPads/CIOs, belonging to the declared
differential interface unit, to receive the differential signals from uICs and propagate the
signals to the differential-to-single-ended converter. The pass transistor based multiplexers
act as “low impedance paths” for the signals from the uICs (NanoPads/CIOs) to the inputs
of the differential-to-single-ended converter.
8.2.1 H-Tree Input Differential Network
The input stage is to have two H-trees that can propagate signals from any two Nano-
Pads/CIOs to the inputs of the differential-to-single-ended converter. However, it is not
required to have two sets of multiplexers in each stage. Two pins cannot fall within one
stage-1 because each stage-1 consists of an array of 2× 2 CIOs and has an approximate di-
mension of 280µm× 280µm [1], whereas conventional IC packages have a minimum pitch
(distance between two adjacent pins) of 0.5mm [99]. An array of 4× 4 CIOs has a dimension
of 560µm× 560 µm [1] and each stage-2 covers an array of 4× 4 CIOs. Thus, two pins can
indeed fall within the area covered by one stage-2 (or by one stage-3 or one stage-4). Thus,
stage-2, 3& 4 have two multiplexers as shown in Fig. 8.1(a). Each stage of the 4-level H-tree
consists of pass transistor based 4-to-1 analog multiplexer shown in Fig. 8.1(c) that propa-
gates (or not) the signal from the previous stage (or CIOs) to the next stage, as shown in
Fig. 8.1(b). The output of stage-4 multiplexer goes to the input of the differential-to-single-
ended converter. It should be noted that stage-1, 2, 3& 4 of the H-tree shown in Fig. 7.5(a) of
Chapter 7 had only one multiplexer and hence Fig. 8.1(a) is slightly different than Fig. 7.5(a).
From the perspective of an uIC transmitting a differential signal, the terminal nodes are
the contacted NanoPads/CIOs. The full-fledged differential interface that was proposed in
Chapter 7 and [72] includes embedded configurable 50Ω pull-up pMOS in each NanoPad/CIO
to meet external CML buffer’s pull-up resistor requirement. The proposed pass transistor
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Figure 8.1 Architecture and floor plan of the pass transistor multiplexer based differential
input stage.
multiplexer based input stage (elaborated in this Chapter) is compatible with such pull-up
pMOS. As uICs could be placed anywhere over the WaferIC, static tiling (without overlap) of
the differential interface unit cannot ensure that the two complementary pins will always “fall”
within the area of one differential interface unit. Thus, a continuous floor plan with “overlap”
between adjacent interface units as shown in Fig. 7.7 was also utilized in the proposed input
stage based on pass transistor multiplexers.
Each stage of the pass transistor based multiplexers behaves as a RC-filter and do not pro-
vide any amplification in terms of voltage/currents as shown in Fig. 8.2. Thus, the signal is
attenuated as it propagates from one stage to the next. However, acting as a passive element,
each stage of the pass transistor based multiplexers does not add any significant offset (veri-
fied by extensive monte carlo simulation results that is presented in Sec. 8.3) due to mismatch
of the pass-transistors to the signal as it propagates. Thus, the two differential signals at the
outputs of stage-4 multiplexers remain almost 180° out of phase. A differential amplifier with
differential output can be used at stage-4 to amplify the attenuated differential signal before
being propagated to the differential-to-single-ended converter or the FPIN. As stage-4 has
the lowest density among all stages, having an extra amplifier in stage-4 negligibly affects the
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Figure 8.3 Differential amplifier with differential output.
total silicon area. A differential amplifier with differential output, used in stage-4, is shown
in Fig. 8.3. It amplifies the attenuated signal propagated through the pass transistor multi-
plexers. Fig. 8.4 shows the transistor-level schematic of the pass transistor multiplexer based
input stage and the differential amplifier with differential output.
Each unity-gain buffer based multiplexer of Chapter 7 consisted of wide nMOS and pMOS
that occupied large silicon area. Compared to unity-gain buffer based multiplexer, pass tran-
sistor based multiplexers occupied 1/20 th silicon area (a comparison based on available layout
is presented in Sec. 8.3). Moreover, the cumulative attenuation can be compensated by an am-
plifier in stage-4. The output of this amplifier in stage-4 can be propagated to the differential-
to-single-ended converter as it was done in Fig. 7.5(a) of Chapter 7.
8.2.2 Differential-to-Single Ended Converter
As pass transistor based multiplexers act as “low impedance path” for the signals from the
uICs (NanoPads/CIOs), current-mode sensing can be utilized by the differential-to-single
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Figure 8.5 Proposed differential-to-single ended converter.
ended converter. A current-mode sensing differential-to-single ended converter is shown in
Fig. 8.5. The supply voltage of the differential-to-single ended converter is same as the em-
bedded FPIN, i.e the n-Well of M3,4 is tied to the power supply of the embedded FPIN. M3,4
act as common-gate amplifiers to provide a low input impedance and high output impedance.
M1,2 act as active current mirrors to convert the differential input current into single ended
output voltage. Current mode sensing allowed the differential-to-single ended converter to
support a higher and wider common-mode voltage at its input (source of M3,4) compared to
a voltage-mode sensing differential-to-single ended converter such as a differential pair (where
the input is applied at the gates of nMOS/pMOS) with single-ended output.
Fig. 8.6 shows the transistor-level schematic of the input stage with the differential-to-single
ended converter at stage-4. It should be noted that the input stage shown in Fig. 8.6 does not
utilize any differential amplifier with differential output (as shown in Fig. 8.3). The output
of stage-4 pass transistor-based multiplexer is directly applied as input to the differential-
to-single ended converter. Differential amplifier with differential output (shown in Fig. 8.3)
receives its input at the gates of M1,2 and cannot by itself support much higher input common-
mode voltage than the supply voltage due to reliability issues. If such a differential amplifier
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Figure 8.6 Schematic of the differential input stage with the differential-to-single ended
converter at Stage-4.
was used in Fig. 8.6, it would have defeated the higher input common-mode voltage suppor-
ting capability of current mode sensing differential-to-single ended converter.
8.3 Simulation Results
The pass transistor multiplexer based input stage was laid out in IBM 0.13µm CMOS tech-
nology. The pass transistor multiplexers were designed with thick-oxide 3.3V I/O FETs. The
differential-to-single ended converter was designed with thin-oxide 1.2V FETs. The layout of
the pass transistor multiplexer is shown in Fig. 8.7(a). The layout of the differential amplifier
with differential output and the differential-to-single ended converter is shown in Fig. 8.7(b)
and Fig. 8.7(c) respectively. The post-layout extraction was extensively simulated to validate
the feasibility and robustness of the proposed input stage. Monte Carlo transient-simulation
were performed to investigate the effects of transistor and interconnect parasitic variations
(mismatch and process) on the robustness of the input stage and the differential-to-single
ended conversion. The silicon area of the input stage is summarized in Table 8.1.
8.3.1 Input stage with differential amplifier and differential output
The input stage of Fig. 8.4 was laid out. Each multiplexer stage was physically placed with
proper distance so that the input stage can support two differential pins that are 2mm
apart. Long metal interconnects were used to include the effect of their parasitics. The post-
layout extraction was simulated to characterize the input stage. OFF nMOS are marked in
grey in Fig. 8.4. Post-layout simulation included the OFF nMOS to simulate the effect of
their parasitic capacitances. As the focus of this chapter is on the feasibility of pass transistor
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(c) Differential-to-single ended converter (schematic in Fig. 8.5).
Figure 8.7 Layout.
multiplexer based input stage, ideal 50Ω was used in simulation to represent the external uIC
CML output buffers. The common-mode voltage applied at the input of stage-1 multiplexer
appears at the output of stage-4 multiplexer. That voltage is applied at the gates of nMOS
(M1,2 in Fig. 8.4) of the differential amplifier. Thus, the common-mode voltage level cannot
be much higher than the recommended power supply voltage of the differential amplifier for
reliability issues. An input common mode of 1.0V (applied at the input of stage-1 multiplexer)
was used in the post-layout simulation of the input stage utilizing differential amplifier with
differential output.
Fig. 8.8 shows the voltage waveforms from Monte Carlo mismatch variation simulations
(1000 run) of the output of stage-4 pass transistor multiplexers (input of the differential
amplifier with differential output of stage-4). A frequency of 2GHz was used. As expected,
there is almost no variation in the waveforms of the output of stage-4 due to the pass transistor
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Table 8.1 Silicon area of the pass transistor based input stage.
Area ( µm2)
/Unit
Number of
ins-
tance/Unit
Required
area
(µm2)
Number of Mux in
each stage (schematic
in Fig. 8.1(c))
Stage-1 66 64 4 224
Stage-2 66 32 (16× 2) 2 112
Stage-3 66 8 (4× 2) 528
Stage-4 66 8 (4× 2) 528
Differential-to-single-ended
converter (schematic in Fig. 8.5) 65 4 260
Fully differential amplifier
(schematic in Fig. 8.3) 35 4 140
Total silicon area of one four-stage interface unit 7 792
Total covered silicon area 5 017 600
Silicon area usage in the full-fledged wafer-scale
integrated circuit (WaferIC) 0.15%
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Figure 8.8 2GHz output (vOUT4+ and vOUT4- in Fig. 8.4) of stage-4 multiplexer from Monte
Carlo mismatch variation (typical-typical) simulation. Input (vIN- and vIN+ in Fig. 8.4)
common-mode voltage=1.0V.
based multiplexers operating in triode region. Fig. 8.9 shows the voltage waveforms from
Monte Carlo mismatch variation simulations (1000 run) of the output of the differential
amplifier with differential output at stage-4. These waveforms show that the output of the
differential amplifier with differential output at stage-4 maintains sufficient symmetry with
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Figure 8.9 2GHz output (vOUT+ and vOUT- in Fig. 8.4) of stage-4 fully differential amplifier
from Monte Carlo mismatch variation (typical-typical) simulation. Input (vIN- and vIN+ in
Fig. 8.4) common-mode voltage=1.0V.
reasonable 180° phase difference between the two differential signals. Fig. 8.9 shows a jitter
of ≈60 ps due to mismatch variations of the transistors of the differential amplifier with
differential output that lies within the limit of practical standards. For example, 30% of
the bit length is the maximum allowed jitter [67] in the PCIe transmission protocol, which
represents an allowed jitter of 120 ps for a data rate of 2.5Gbps. The output of the differential
amplifier with differential output of stage-4 can be propagated to a voltage-mode sensing
differential-to-single ended converter such as a differential pair with single-ended output
where the input is applied at the gates of nMOS/pMOS. Such a differential-to-single ended
converter was used in the differential interface reported in Chapter 7 and [72].
Process variation is a global variation that affects both propagation paths of differential
signalling and thus affects both signals equally (in the absence of other variations). Fig. 8.10
shows the voltage waveforms from Monte Carlo process variation simulations (1000 run) at
the output of the differential amplifier with differential output of stage-4. These waveforms
show that the basic common-mode feedback (CMFB) used in Fig. 8.3 is sufficient to keep
the common-mode output level of the differential amplifier with differential output of stage-4
within acceptable limits in spite of process variations. Thus, the output of the differential
amplifier with differential output of stage-4 can be reliably used to drive a voltage-mode
sensing differential-to-single ended converter such as a differential pair with single-ended
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Figure 8.10 2GHz output (vOUT+ and vOUT- in Fig. 8.4) of Stage-4 fully differential amplifier
from Monte Carlo process variation (typical-typical) simulation. Input (vIN- and vIN+ in
Fig. 8.4) common-mode voltage=1.0V.
output.
8.3.2 Input stage with current mode differential-to-single-ended converter
The input stage of Fig. 8.6 was laid out. In this layout, each multiplexer stage was physically
placed with proper distance so that the input stage can support two differential pins that
are less than 2mm apart. Also long metal interconnects were used to include the effects of
their parasitics and the post-layout extraction was simulated to characterize the input stage.
In this input stage (Fig. 8.6), the outputs of stage-4 pass transistor multiplexers are used
directly as the input of the differential-to-single ended converter.
Fig. 8.11 and Fig. 8.12 shows the output voltage waveforms (vOUT in Fig. 8.6) of the
differential-to-single-ended converter from Monte Carlo mismatch variation simulations
(1000 run) for 2GHz signal when the differential input signal (vIN- and vIN+ in Fig. 8.6) is
subject to a common-mode voltage of 1.2V and 1.6V respectively. For 2GHz differential in-
put signals, the differential-to-single-ended converter can make correct conversion/detection
as long as the input common-mode voltage is in the range of 1.2-1.6V. The differential-
to-single-ended converter manifested input offset current due to mismatch in Monte Carlo
simulation. However, the differential current swing of 8mA associated with CML is sufficient
to overcome that offset for correct conversion/detection.
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Figure 8.11 2GHz output (vOUT in Fig. 8.6) of the differential-to-single-ended converter
from Monte Carlo mismatch variation (typical-typical) simulation. Input (vIN- and vIN+ in
Fig. 8.6) common-mode voltage=1.2V.
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Figure 8.12 2GHz output (vOUT in Fig. 8.6) of the differential-to-single-ended converter
from Monte Carlo mismatch variation (typical-typical) simulation. Input (vIN- and vIN+ in
Fig. 8.6) common-mode voltage=1.6V.
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Figure 8.13 1GHz output (vOUT in Fig. 8.6) of the differential-to-single-ended converter
from Monte Carlo mismatch variation (typical-typical) simulation. Input (vIN- and vIN+ in
Fig. 8.6) common-mode voltage=1.2V.
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Figure 8.14 1GHz output (vOUT in Fig. 8.6) of the differential-to-single-ended converter
from Monte Carlo mismatch variation (typical-typical) simulation. Input (vIN- and vIN+ in
Fig. 8.6) common-mode voltage=2.0V.
When the frequency of the differential input signal is lower, the differential input current has
sufficient time to overcome the inherent input offset of the differential-to-single-ended conver-
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ter (Fig. 8.5) and make the correct conversion/detection. Thus, for lower input frequencies,
the pass-transistor based multiplexers and the differential-to-single-ended converter can sup-
port a wider range of input common-mode voltage. Fig. 8.13 and Fig. 8.14 show the output
voltage waveforms (vOUT in Fig. 8.6) of the differential-to-single-ended converter from Monte
Carlo mismatch variation simulations (1000 run) for 1GHz signal when the differential in-
put signal (vIN- and vIN+ in Fig. 8.6) is subject to a common-mode voltage of 1.2V and 2.0V
respectively. For 1GHz differential input signals, the differential-to-single-ended converter
can make correct conversion/detection as long as the input common-mode voltage is in the
range of 1.2-2.0V.
8.3.3 Comparison between the input stage based on unity-gain buffer multi-
plexer and the input stage based on pass-transistor multiplexer
The input stage based on unity-gain buffer multiplexers along with the entire differential
interface elaborated in Chapter 7 was fabricated in a test-chip in TSMC 0.18 µm CMOS
technology. However, the unity-gain buffer multiplexers were laid out in thick-oxide 0.35µm
nMOS/pMOS and the differential-to-single-ended converter (of Chapter 7) was laid out in
0.18 µm nMOS/pMOS of TSMC’s CMOS process. On the other hand, the input stage ba-
sed on pass-transistor multiplexer elaborated in this chapter was laid out in IBM 0.13µm
CMOS technology and post-layout simulation was used to validate the concept. The pass-
transistor multiplexers (Fig. 8.7(a)) were laid out in thick-oxide 0.35µm nMOS/pMOS of
IBM’s CMOS process. The fully differential amplifier (Fig. 8.7(b)) and the differential-to-
single-ended converter (Fig. 8.7(c)) were laid out in 0.13µm thin-oxide nMOS/pMOS of
IBM’s CMOS process.
The input stage based on unity-gain buffer multiplexers was simulated in IBM 0.13µm CMOS
technology to characterize its performance so that a fair and meaningful comparison bet-
ween these two input stages can be made. The unity-gain buffer based analog multiplexers
shown in Fig. 8.15(a)-8.15(c) were simulated in IBM 0.13 µm CMOS technology. Three such
unity-gain buffer based analog multiplexers (Fig. 8.15(a)-8.15(c)) were cascaded as shown
in Fig. 8.16 to simulate the entire signal propagation path from the CIO/NanoPads to the
input of the differential-to-single-ended converter of stage-4 (as was done through test-chip
measurement in Chapter 7). It should be noted that the stage-4 of the input stage based on
pass-transistor multiplexer comprised pass-transistor multiplexers and differential-to-single-
ended converter. On the other hand, stage-4 of the input stage based on unity-gain buffer
multiplexer comprised only a differential-to-single-ended converter (in Chapter 7).
The schematic of these three multiplexers (shown in Fig. 8.15(a)-8.15(c)) are same as the
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(a) Analog multiplexer of stage-1.
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(b) Analog multiplexer of stage-2.
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(c) Analog multiplexer of stage-3.
Figure 8.15 Schematic of the analog multiplexers simulated in IBM 0.13 µm CMOS techno-
logy.
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Figure 8.16 The signal path consisting of 3 multiplexer stages that was simulated in IBM
0.13µm CMOS technology.
three multiplexers shown in Fig. 7.8(a)-7.8(c) but with some of the transistors having different
sizings due to using IBM 0.13µm CMOS technology. After some trial and error simulations
(in IBM CMOS technology) with different sizings of transistors, the sizings of Fig. 8.15(a)-
8.15(c) appeared to manifest the optimum signal integrity as the signal propagated from the
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Figure 8.17 2GHz output (vOUT+/− in Fig. 8.16) of the stage-3 multiplexer from Monte Carlo
mismatch variation (typical-typical) simulation. Input (vIN+/− in Fig. 8.16) common-mode
voltage=1.6V and voltage swing VP-P=800mV was used.
CIOs/NanoPads to the input of the differential-to-single-ended converter of stage-4. Each
unity-gain buffer based analog multiplexer added random offsets to the propagated differential
signals (in Fig. 8.16) due to mismatch of the transistors. Fig. 8.17 shows the output voltage
waveforms (vOUT+/− in Fig. 8.16) of the stage-3 multiplexer from Monte Carlo mismatch
variation simulations (1000 run) for 2GHz input frequency. Input (vIN+/− in Fig. 8.16)
voltage swing of VP-P=800mV was used in the simulation that met the CML standards [65].
Comparing Fig. 8.9 and Fig. 8.17, it can be seen that almost similar amount (130mV and
100mV respectively) of offset is manifested in the signal waveforms that are used as the input
of the differential-to-single-ended converter in the respective input stages. Thus, it can be
concluded that both input stages can manifest approximately similar performance in terms
of signal integrity from the CIO/NanoPads to the input of the differential-to-single-ended
converter.
8.4 Summary of Contribution
This chapter presented a spatially configurable differential input stage that can be integra-
ted in the reconfigurable differential interfacing architecture elaborated in Chapter 7. The
reconfigurable differential interfacing architecture elaborated in Chapter 7 utilized unity-gain
buffer based multiplexers in its input stage. The input stage elaborated in this chapter uti-
lized pass transistor multiplexers. A comparison is made in Table 8.2 between the input
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stage based on unity-gain buffer multiplexer and the input stage based on pass-transistor
multiplexer. The input stage based on pass-transistor multiplexer was laid out using IBM
0.13 µm CMOS technology and post-layout simulation was used to validate the feasibility of
the concept. The pass transistor multiplexer based input stage can support data rates of up
to 2Gbps while consuming significantly less silicon area (the smaller circuit uses only 5%
of the area occupied by the larger) compared to the input stage based on unity-gain buffer
based multiplexers.
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Table 8.2 Comparison between the input stage based on unity-gain buffer multiplexer and
the input stage based on pass-transistor multiplexer.
Parameter
Differential
input
stage
based on
unity-gain
buffer mul-
tiplexer
Differential input
stage based on
pass-transistor
multiplexer
Comment
With the
differential
amplifier
with
differential
output
shown in
Fig. 8.4
With the
differential-
to-single-
ended
converter
shown in
Fig. 8.6
Total area
of one
four-stage
input
stage (µm2)
167 300 7792
Compared to unity-gain buffer
based multiplexers, pass
transistor based multiplexers
occupied 1/20 th silicon area
footprint.
Speed
(Gbps) 2.5 2 1 —
Input
common-
mode
range
Limited Limited.
Wider. a
1.2-2.0V
for 1GHz.
1.2-1.6V
for 2GHz.
Compared to unity-gain buffer
based multiplexers, pass
transistor based multiplexers
can support wider input
common-mode range.
a. The power supply of the differential-to-single-ended converter (or FPIN) was 1.2V.
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CHAPTER 9 GENERAL DISCUSSION
The aim of this research was to augment the application domains of a field programmable
interconnection network (FPIN) based prototyping and emulation platform by supporting
open-drain bi-directional signals, analog signals and differential signals. Three interface cir-
cuits have been elaborated and developed to that end in this thesis. These three interface
circuits can support reconfigurable routing of open-drain bi-directional, analog and differen-
tial signals through an uni-directional digital FPIN. The need for such interface circuits were
originally conceived in the context of the WaferBoard, a system prototyping platform.
9.1 Bi-Directional Interface
An open-drain interface circuit has been developed that can support a bi-directional bus
structure using a digital FPIN. A star interconnect topology with Θ(n2) complexity and a
dual-queue interconnect topology with Θ(n) complexity have been proposed where n is the
number of interconnected interface units. A delay model has been developed for the dual-
queue interconnect topology. The model can be used to determine the maximum number of
interface units that can be interconnected to support a given communication speed.
The proposed open-drain bi-directional interface circuit has been fabricated in a 0.13µm
CMOS technology and was successfully tested. The interconnection topology has been vali-
dated by measurements from the test-chip. The fabricated circuit has been designed to meet
the specification of the I2C Fast-mode Plus protocol when implemented with an active recon-
figurable board. Nevertheless, it could be integrated with any FPIN or FPGA. In principle,
it can support any open-drain bus with their respective reference voltages. To the best of
our knowledge, an interface circuit that mimics the behaviour of open-drain connection has
never been reported elsewhere.
9.2 ADM-based Analog Interface
An analog interface circuit, based on a novel circuit-implementation of an asynchronous Δ-
modulator (ADM), has been developed by the author. It is designed to support reconfigurable
routing of analog signal through digital interconnection networks. Such networks are found
in FPGAs and in an electronic system prototyping platform previously introduced in [1].
A silicon prototype was fabricated in a 0.13 µm CMOS technology. It occupies a total area
of 45 µm× 46 µm. Measurement results showed that the proposed analog interface can sup-
130
port input signal bandwidth of 2MHz and achieves measured SNR, SNDR and spurious-free
dynamic range (SFDR) of 57, 47, and 54 dB respectively. The fabricated test chip showed
that the SNDR of the proposed ADM is sensitive to power supply coupling. Different power
supplies for analog and digital circuits combined with careful power decoupling are therefore
required to match the expected SNDR of ≈60 dB predicted by post-layout simulations. Some
of the previously published A/D converter manifested better figure of merit (FoM) and some
occupied smaller silicon area than our proposed ADM. However, in terms of FoM and silicon
area requirement together, the proposed ADM shows the best result.
9.3 Differential Signal Interface
A spatially reconfigurable differential interfacing architecture to support CML signalling in
the WaferBoard has been elaborated and developed in collaboration with Olivier Valorge, a
post-doctoral fellow at Polytechnique Montréal. The proposed interface utilizes configurable
H-tree structures for balanced input and output differential signal propagation. Two types of
input stage for the differential interface were investigated. The first one is based on unity-gain
buffer based multiplexers and the second one is based on pass-transistor based multiplexers.
The first input stage has been validated by measurement results from a test-chip, while the
latter one has been validated by post-layout simulations. Complementary pins of differential
signalling can be detected over a maximum area of 2mm× 2mm (1mm× 1mm in the worst
case scenario). The input stage, based on unity-gain buffer based multiplexers, can support
data rates of up to 2.5Gbps with 200mV of voltage swing under typical conditions compa-
tible with PCIe specifications. The input stage, based on pass-transistor based multiplexers,
can support data rates of up to 2Gbps while occupying significantly less area (5%) compared
to the other input stage.
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CONCLUSION
This thesis investigated and developed three interface circuits to support open-drain bi-
directional signals, analog signals and differential signals through uni-directional digital
FPINs.
The List of Articles From This Thesis
This section lists four research articles that report the aforementioned contributions discussed
in Sec. 9.1, Sec. 9.2, and Sec. 9.3:
1. An interface circuit that can support open-drain interconnection based bi-directional
buses (such as I2C) was proposed, implemented, and reported in:
— A conference paper [69, W. Hussain, Y. Savaria, and Y. Blaquiere, ‘An
interface for the I2C protocol in the WaferBoard’ IEEE International
Symposium on Circuits and Systems (ISCAS), 2013, pages 1492–1495,
2013.]. This paper reports on an open-drain interface circuit based on a star
interconnect topology.
— A journal paper [70, W. Hussain, Y. Savaria, and Y. Blaquiere, ‘An
interface for open-drain bi-directional communication in field program-
mable interconnection networks’ accepted for publication in IEEE Tran-
sactions on Circuits and Systems I: Regular Papers, August 2015]. This
paper reports an Θ(n) complexity interconnect topology and measurement results
of an open-drain interface circuit implemented in a test-chip.
2. A novel circuit implementation of an asynchronous Δ-modulator (ADM) that was
proposed and developed for A/D conversion. This circuit was developed to support
analog signal transmission in the FPIN of the WaferBoard. This contribution was
reported in:
— A journal paper [71, W. Hussain, F. Hussein, Desgreys P., Y. Savaria,
and Y. Blaquiere. An asynchronous Δ-modulator based A/D conver-
ter for an electronic system prototyping platform. Submitted in IEEE
Transactions on Circuits and Systems I: Regular Papers, September
2015] has been submitted, reporting measurement results of the proposed ADM
from a test-chip.
3. A novel spatially configurable differential interface is proposed and developed to sup-
port CML differential signalling on WaferBoard. This contribution was reported in:
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— A journal paper [72, W. Hussain, O. Valorge, Y. Savaria, and Y. Bla-
quiere. A novel spatially configurable differential interface for an elec-
tronic system prototyping platform. Submitted in Integration, the VLSI
Journal - Elsevier, May 2015]. This paper introduce analog multiplexers, ac-
ting as unity-gain buffers, used in the input stage of the differential interface. The
paper reports measurement results of the proposed differential interface.
— A pass-transistor multiplexer based differential input stage is investigated and
developed by the author for the aforementioned differential interface [72]. Post-
layout simulation results validated the concept (Chapter 8).
Prototypes of the three interface circuits that have been elaborated and developed in this
thesis have been fabricated and successfully tested. The test has not only verified the proposed
concepts, but also given us a few additional insight into their operations. In this thesis, step-
by-step procedures for the development and elaboration of the interface circuits have been
described so that anybody interested in these type of circuits and systems can utilize the
concept in other domains. A possible utilization of the ASDM/ADM circuit in a conventional
synchronous ΣΔmodulator is described in the following section.
Future Work
Bi-Directional Interface
The dual-queue interconnection topology, elaborated in this thesis, has a worst-case propa-
gation delay of O(n), where n is the number of interconnected interfaces. There is a possi-
bility of another topology where the worst-case propagation delay can be brought down to
≈ O(2 · √n). The interface unit, elaborated in this thesis, needs to be slightly modified to
be compatible with such topologies. However, unless n is greater than 10, such topologies do
not offer significant advantages over the dual-queue interconnection topology.
ASDM-based Continuous-Time Σ∆ Modulator
Being “amplitude-to-time converters”, both asynchronous ΣΔmodulators (ASDMs) and
asynchronous Δ-modulators (ADMs) can achieve higher precision by exploiting the higher
intrinsic speed of transistors in scaled CMOS technologies. Such ASDMs and ADMs can ope-
rate as the internal quantizer of a synchronous CT-ΣΔmodulator for low-power applications
(e.g., wireless communications, medical imaging, video, and instrumentation). As the “sam-
pling” is done by pulse-width modulation in ASDMs/ADMs, quantization operations lead
to measuring time intervals. Phase-locked loops (PLLs) and delay-locked loops (DLLs) can
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be utilized for measuring time intervals by generating multi-phase clocking with fractional
nano-second resolution. Regular PLLs/DLLs are able to produce resolution of one gate-delay,
which are in the range of 50− 100 ps.
A synchronous CT-ΣΔmodulator architecture can be developed where the quantization error
noise shaping capability of ΣΔ-loop and the high-resolution amplitude-to-time conversion
capability of ASDM/ADMs as internal quantizers are simultaneously utilized. The output
of such ASDM/ADMs could be quantized and fed back into the ΣΔ-loop to noise-shape the
quantization error and generate a digital bit stream. Such a synchronous CT-ΣΔmodulator
architecture can offer two advantages:
1. In a synchronous CT-ΣΔmodulator architecture, the integrator gains depend on RC
or gmC products. These products are subject to process dependent variations that
usually lead to mismatched integrator gains compared to the original designed values
resulting either in less noise-shaping or in worst case to an unstable system. The self-
oscillation frequency of the ASDM/ADMs as the internal sampler can be controlled
by an RC or gmC product. In such a case, the integrator gains of the loop-filter and
self-oscillation frequency of the ASDM/ADMs are made to shift in same direction
with process dependent variations and therefore the effective integrator gains remain
constant. Thus, the loop-filter function (or noise-shaping transfer function) remains
unchanged.
2. In such an architecture, the quantization output code can have an intrinsic dynamic
element matching (DEM) sequence that will mitigate the unit-element mismatches of
the feedback D/A converter.
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APPENDIX A
A.1 Derivation of Third Harmonic Distortion [2]
Inserting the approximation of 2α
T
− 1 = vin in Eq. 2.19,
vin − (2α
T
− 1) = 2
pi
∞∑
n=1
ReL(nωi)
nReL(µ) sin {npi(vin + 1)} (A.1)
For assumption that ω  p,
ReL(ω) = Re p
p+ jω = Re
p2 − jpω
p2 + ω2 ≈
p2
ω2
(A.2)
Inserting Eq. A.2 into Eq. A.1 gives,
vin −
(
2α
T
− 1
)
= 2ReL(ωi)
piReL(µ)
∞∑
n=1
sin {npi(vin + 1)}
n3
= 2ReL(ωi)
piReL(µ)
2pi3
3 B3
(
vin + 1
2
)
= pi
2
6
ReL(ωi)
ReL(µ) (v
3
in − vin) (A.3)
where B3(x) is the third-order Bernoulli polynomial.
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A.2 Duty Cycle of the Proposed ASDM Output
vout in Fig. A.1 cannot remain at VDD indefinetly because it will make vf = VDD and the VDD
will propagate through the loop and make the schmidt trigger change to vout = 0. Similarly,
vout = 0 cannot be maintained indefinitely. Thus, vout will oscillate. Assuming vin is a DC
value and 0 < vin < VDD,
(vin − VOL)A = VTL + 2h
(vin − VOH)A = VTL
(VOH − VOL) = 2h
A
Capacitor charge-discharge equation is,
VC(t) = {VC(0)− VDD} exp( −t
RC
) + VDD
During tL,
VOL = VOH exp
−tL
RC
VOH − VOL = VOH(1− exp −tL
RC
)
= 2h
A
A 1⇒ (1− exp −tH
RC
) 1 and tL
RC
 1. Thus,
VOH
tL
RC
= 2h
A
(A.4)
During tH ,
VOH = (VOL − VDD) exp −tH
RC
+ VDD
VOH − VOL = (VDD − VOL)(1− exp −tH
RC
)
= 2h
A
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Figure A.1 The ASDM used in the proposed analog interface
VOL
VOH
tH tL tH tL
v f
Figure A.2 Waveform of the hysteresis input assuming vin is a DC value and 0 < vin < VDD.
A 1⇒ (1− exp tH
RC
) 1 and tH
RC
 1. Thus,
VOH − VOL = tH
RC
(VDD − VOL) = 2h
A
(A.5)
A 1⇒ VOH ≈ VOL ≈ vin. Thus, from Eq. A.4 and Eq. A.5,
tH
tL
= VOL
VDD − VOL
tH
tL + tH
= VOL
VDD
tH
T
= vin
VDD
(Proved) (A.6)
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Figure A.3 Simulated frequency of oscilation (VDD = 3.3 V) of the asynchronous
ΣΔmodulator shown in Fig. 6.15 for different vin.
From Eq. A.5,
tH =
2hRC
A
1
VDD − vin (A.7)
From Eq. A.4,
tL =
2hRC
A
1
vin
(A.8)
From Eq. A.7 and Eq. A.8,
T = tL + tH
= 2hRC
A
[
1
VDD − vin +
1
vin
]
f = A2hRC
vin(VDD − vin)
VDD
(A.9)
Eq. A.9 shows that the oscillation frequency of the ASDM is quadratically related to the
input voltage (vin).
Fig.A.3 shows the simulated oscillation frequency of vout for VDD =3.3V. The oscillation
frequency shows quadratic relationship with vin. The oscillation frequency is maximum when
input voltage is around VDD2 . This behaviour is in agreement with Eq. A.9.
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APPENDIX B Time Line
Table B.1 Timeline of the tasks leading to PhD.
2012 2013 2014 2015
01 02 03 04 05 06 07 08 09 10 11 12 01 02 03 04 05 06 07 08 09 10 11 12 01 02 03 04 05 06 07 08 09 10 11 12 01 02 03 04 05 06 07 08 09 10 11 12
Literature Review
Proposal Development
Comprehensive Examination
Conference
Paper-1
Chip layout
Tape out
PCB Design
Chip Testing
Testing
Completed
Paper Writing
Thesis Writing
Thesis
Defense
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APPENDIX C Details of Test Chips
Test chip: Bi-Directional Interface and Asynchronous ΣΔ Modulator
Technology: IBM 0.13µm CMOS.
CMC Run Code: 1304CG.
Design Name: ICGPMWUH.
Tape-out Date: October 31, 2013.
Test Status: Tested at GRM lab.
Functionality: Working.
(a) Micro-photograph of the die.
(b) Test bench.
Figure C.1 Test chip.
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Figure C.2 Bonding diagram of test chip. Package type: CQFP44A.
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Figure C.4 Layout of test chip.
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Figure C.5 Test setup of the bi-directional interface.
TeXtronics 1− v.1.01
CH I CH II
Y-pos I Y-pos IIVolts/Div
V mV
50
.1
.2.5
1
2
5
10
20 5
10
20
Volts/Div
V mV
50
.1
.2.5
1
2
5
10
20 5
10
20
Power
On/Off
Focus
Intens
X-pos
Time/Div
s µs
ms
.5 1
2
5
10
20
50
.1.2
.512
5
10
20
50
.1
.2 .5 Single
Autoset
Menu
Trigger
PCB
ASDM
Power Reg.
3.3V&1.2V
Sine Square Ramp Triangular
Output
Frequency
MHz kHz
50
.1
.2.5
1
2
5
10
20 5
10
20
Power
On/Off
0
1 2 3
4 5 6
7 8 9
Figure C.6 Test setup of the ASDM.
